

7-inch LCD Touch Screen Module AN970

User Manual



Table of Contents

Part 1: 7" LCD Touch Screen Module Description.....	3
Part 1.1: AN970 LCD Touch Screen Module Detail Parameter.....	3
Part 1.2: AN970 LCD Drive Timing.....	4
Part 2: Hardware Connection.....	6
Part 3: 7"LCD Screen Display Experiment.....	9
Part 4: 50,000 pixel Camera LCD Display Experiment.....	10

Part 1: 7” LCD Touch Screen Module Description

The ALINX 7-inch LCD touch screen module (AN970) is a combination of a 7-inch TFT LCD screen and a capacitive touch screen. The LCD screen adopts the 7-inch TFT LCD screen of Tianma. The model of the LCD screen is TM070RDH13.

The AN970 LCD touch screen module consists of a TFT LCD screen, a capacitive touch screen and a driver board. Figure 1-1 is the AN970 module product photo as below:




Figure 1-1: AN970 Module Product Photo

Part 1.1: AN970 LCD Touch Screen Module Detail Parameter

7”LCD display LCD Touch Screen module detail parameter listed:

- 7”LCD display module size dimension: detailed as Figure 1-2
- LCD screen size: 7.0 inches (diagonal)

- Display pixels: 800 (horizontal) x 480 (vertical)
- Color depth: 16.7M colors (RGB 24-bit color)
- Power and power consumption: single power supply 5V, power consumption is 1.8 watts




Figure 1-3: AN871 Module Size Dimension

Part 1.2: AN970 LCD Drive Timing

Horizontal Input Timing

The LCD screen display mode starts from the top left corner of the screen and is displayed point by point from left to right. Each time a line is displayed, it returns to the start position of the next line on the left side of the screen. During this time, the rows need to be blanked, and at the end of each line, the line sync signal is used for synchronization. There are two ways to drive the LCD, one is HV mode and the other is DE mode, both of which can drive the LCD screen, and the data is sampled on the rising edge of DCLK.




Figure 1-4: Horizontal Input Timing

Table 1-1 detailed the parameters of horizontal input timing

Horizontal Input Timing

Parameter	Symbol	Min.	Typ.	Max.	Unit	Remark
DCLK frequency	FDCLK	25	33	40	MHz	
DCLK period	TDCLK	25	30.3	40	ns	
Hsync Period (=THD+THBL)	TH	889	1056	1183	DCLK	
Active Area	THD	--	800	--	DCLK	
Horizontal Blanking	THBL	89	256	383	DCLK	
Hsync Front Porch	THF	1	40	--	DCLK	
Delay from Hsync to 1 st data	THE	88	216	343	DCLK	
Hsync Pulse Width	THW	1	128	136	DCLK	
Hsync Back Porch	THB	$T_{HE}-T_{HW}$	88	$T_{HE}-T_{HW}$	DCLK	

Table 1-1: The Parameters of Horizontal Input Timing

Part 2: Hardware Connection

40-pin 0.1" spacing female header P4, connect directly to the expansion port of the development board with a 40-pin female header, so that the connection is simple and reliable.




Figure 2-1: The 7-inch LCD Touch Screen Module Connection Interfaces

40-pin female header connection

The signal definition of the female header 40-pin is compatible with the 40-pin expansion port on the ALINX FPGA development board, and can be directly inserted into the development board. The following is a schematic diagram of the hardware connection between the AX301B development board and the 7-inch LCD touch screen module:




Figure 2-2: Hardware connection

The signal definition of the 40-pin 0.1”spacing female headers on the 7-inch LCD touch screen module is shown in the figure 2-3 and Table 2-1





Figure 2-3: The connector on the PCB

Pin Name	Pin of P4	Description	Pin Name	Pin of P4	Description
GND	Pin1	Reference Ground	VCC5V	Pin2	5V Power Input
INIT	Pin3	Screen interrupt	BACK_LE	Pin4	Back light PWM
			D_PWM		Control
SCL	Pin5	Screen I2C Clock	SDA	Pin6	Touch I2C Data
LCD_HSYN	Pin7	Horizontal Synchronize	LCD_VSY	Pin8	Vertical Synchronize
C			NC		
LCD_DCLK	Pin9	Pixel Clock	LCD_DE	Pin10	Date Enable
LCD_B6	Pin11	Bit 6 of blue data	LCD_B7	Pin12	Bit 7 of blue data
LCD_B4	Pin13	Bit 4 of blue data	LCD_B5	Pin14	Bit 5 of blue data
LCD_B2	Pin15	Bit 2 of blue data	LCD_B3	Pin16	Bit 3 of blue data
LCD_B0	Pin17	Bit 0 of blue data	LCD_B1	Pin18	Bit 1 of blue data
LCD_G6	Pin19	Bit6 of green data	LCD_G7	Pin20	Bit 7 of green data
LCD_G4	Pin21	Bit4 of green data	LCD_G5	Pin22	Bit 5 of green data
LCD_G2	Pin23	Bit2 of green data	LCD_G3	Pin24	Bit 3 of green data
LCD_G0	Pin25	Bit0 of green data	LCD_G1	Pin26	Bit 1 of green data
LCD_R6	Pin27	Bit 6 of red data	LCD_R7	Pin28	Bit 7 of red data
LCD_R4	Pin29	Bit 4 of red data	LCD_R5	Pin30	Bit 5 of red data
LCD_R2	Pin31	Bit 2 of red data	LCD_R3	Pin32	Bit 3 of red data
LCD_R0	Pin33	Bit 0 of red data	LCD_R1	Pin34	Bit 1 of red data
LCD_SDA	Pin35	LCD screen I2C data	LCD_SCL	Pin36	LCD screen I2C clock
GND	Pin37	Reference Ground	GND	Pin38	Reference Ground
D3V3	Pin39	3.3V(Reserved)	D3V3	Pin40	3.3V(Reserved)

Table 2-1: Signal Definition of the 40-pin female header

Part 3: 7"LCD Screen Display Experiment

The experiment takes the AX301B FPGA development board as an example. After the 7"LCD touch screen module and the AX301B FPGA development board are connected, use the Quartus 17.1 software to open the example project of the lcd_test we provide.



The screenshot shows the Quartus Prime Lite Edition interface. The Project Navigator on the left displays the hierarchy for 'Cyclone IV E: EP4CE10F17C8' with a 'top' entity. The main editor window shows the source code for 'lcd color bar test'. The code includes a header with author information (meisq, msq@qq.com, ALINX(shanghai) Technology Co., Ltd, heijin) and contact details (WEB: http://www.alinx.cn/, BBS: http://www.heijin.org/). It also contains a copyright notice for 2017 and a revision history table.

```
1 //-----  
2 lcd color bar test  
3 //-----  
4 Author: meisq  
5 msq@qq.com  
6 ALINX(shanghai) Technology Co.,Ltd  
7 heijin  
8 WEB: http://www.alinx.cn/  
9 BBS: http://www.heijin.org/  
10  
11 //-----  
12 Copyright (c) 2017,ALINX(shanghai) Technology Co.,Ltd  
13 All rights reserved  
14  
15 //-----  
16 This source file may be used and distributed without restricti  
17 that this copyright statement is not removed from the file and  
18 derivative work contains the original copyright notice and the  
19 disclaimer.  
20 //-----  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
-----  
Revision History:  
Date By Revision Change Description  
-----  
2017/7/20 1.0 original  
-----  
*****  
module top(  
input clk,  
input rst_n,  
output lcd_dclk,  
output lcd_hs, //lcd horizontal sync  
output lcd_vs, //lcd vertical synchr  
output lcd_de, //lcd data valid  
output [7:0] lcd_r, //lcd red  
output [7:0] lcd_g, //lcd green  
output [7:0] lcd_b, //lcd blue
```

Figure 3-1: Example Project of the lcd_test we provide

Download the lcd_test.sof file to the development board and you will see the LCD screen displaying the color bar image.



Figure 3-2: LCD Display Color Bar Image

Part 4: 50,000 pixel Camera LCD Display Experiment

This experiment demonstrates the video image of OV5640 on the 7-inch LCD screen with ALINX 7-inch LCD touch screen module. In the experiment, the AX301B development board is taken as an example, and the 8000*480 pixel video image of the OV5640 is output to the LCD for display.

Insert the OV5640 camera module into the Camera interface of the FPGA development board, and then connect the FPGA development board and the 7-inch LCD display module. Figure 4-1 detailed the connection of the AX301B development board.




Figure 4-1: AX301B Camera LCD Display Experiment

Open the test project **sdram_ov5640_vga.qpf** in the directory of **sdram_ov7670_rgb_lcd_800480** provided by Quartus software.

```
1  ov5640_lcd_display
2
3
4  Author: meisq
5         msq@qq.com
6         ALINX(shanghai) Technology Co.,Ltd
7         heijin
8         WEB: http://www.alinx.cn/
9         BBS: http://www.heijin.org/
10
11
12  //-----
13  Copyright (c) 2017,ALINX(shanghai) Technology Co.,Ltd
14  All rights reserved
15
16  This source file may be used and distributed without restriction p
17  that this copyright statement is not removed from the file and tha
18  derivative work contains the original copyright notice and the ass
19  disclaimer.
20
21  //-----
22
23  Revision History:
24  Date By Revision Change Description
25  -----
26
27  2017/7/19 meisq 1.0 Original
28  //-----
29
30  module top(
31      input clk,
32      input rst_n,
33      input cmos_scl, //cmos i2c clock
34      input cmos_sda, //cmos i2c data
35      input cmos_vsync, //cmos vsync
36      input cmos_hsync,
```

Figure 4-2: A test project sdram_ov5640_vga.qpf

Download the **sdram_ov5640_vga.sof** file to the FPGA development board, we can see the video image of the ov5640 camera on the LCD screen. Detail as Figure 4-3.



Figure 4-3: OV5640 video image LCD display effect