

LC²MOS Precision Mini-DIP Analog Switch

ADG419


FEATURES

44 V Supply Maximum Ratings V_{SS} to V_{DD} Analog Signal Range Low On Resistance (< 35 Ω) Ultralow Power Dissipation (< 35 μ W) Fast Transition Time (160 ns max) Break-Before-Make Switching Action Plug-In Replacement for DG419

APPLICATIONS
Precision Test Equipment
Precision Instrumentation

Battery Powered Systems Sample Hold Systems

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADG419 is a monolithic CMOS SPDT switch. This switch is designed on an enhanced LC²MOS process that provides low power dissipation yet gives high switching speed, low on resistance and low leakage currents.

The on resistance profile of the ADG419 is very flat over the full analog input range, ensuring excellent linearity and low distortion. The part also exhibits high switching speed and high signal bandwidth. CMOS construction ensures ultralow power dissipation, making the parts ideally suited for portable and battery powered instruments.

Each switch of the ADG419 conducts equally well in both directions when ON and has an input signal range that extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. The ADG419 exhibits break-beforemake switching action.

PRODUCT HIGHLIGHTS

- Extended Signal Range
 The ADG419 is fabricated on an enhanced LC²MOS process, giving an increased signal range that extends to the supply rails.
- 2. Ultralow Power Dissipation
- 3. Low Ron
- 4. Single Supply Operation
 For applications where the analog signal is unipolar, the ADG419 can be operated from a single rail power supply.
 The part is fully specified with a single +12 V power supply and will remain functional with single supplies as low as +5 V.

ADG419-SPECIFICATIONS1

Dual Supply $(V_{DD}=+15~V~\pm~10\%,~V_{SS}=-15~V~\pm~10\%,~V_L=+5~V~\pm~10\%,~GND=0~V,~unless~otherwise~noted)$

	B V	ersion -40°C to	T Ve	ersion -55°C to		
Parameter	+25°C	+85°C	+25°C	+125°C	Units	Test Conditions/Comments
ANALOG SWITCH						
Analog Signal Range		V_{SS} to V_{DD}		V_{SS} to V_{DD}	V	
R_{ON}	25	55 22	25	55 22	Ω typ	$V_D = \pm 12.5 \text{ V}, I_S = -10 \text{ mA}$
	35	45	35	45	Ω max	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
LEAKAGE CURRENTS						$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Source OFF Leakage I _S (OFF)	± 0.1		± 0.1		nA typ	$V_D = \pm 15.5 \text{ V}, V_S = \mp 15.5 \text{ V};$
	±0.25	±5	± 0.25	±15	nA max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	± 0.1		± 0.1		nA typ	$V_D = \pm 15.5 \text{ V}, V_S = \mp 15.5 \text{ V};$
	± 0.75	±5	± 0.75	±30	nA max	Test Circuit 2
Channel ON Leakage I_D , I_S (ON)	± 0.4		± 0.4		nA typ	$V_S = V_D = \pm 15.5 \text{ V};$
	±0.75	±5	±0.75	±30	nA max	Test Circuit 3
DIGITAL INPUTS						
Input High Voltage, V _{INH}		2.4		2.4	V min	
Input Low Voltage, V _{INL}		0.8		0.8	V max	
Input Current						
I_{INL} or I_{INH}		± 0.005		± 0.005	μA typ	$V_{IN} = V_{INL}$ or V_{INH}
		±0.5		±0.5	μA max	
DYNAMIC CHARACTERISTICS ²						
t _{TRANSITION}	160	200	145	200	ns max	$R_L = 300 \Omega, C_L = 35 pF;$
						$V_{S1} = \pm 10 \text{ V}, V_{S2} = \mp 10 \text{ V};$
						Test Circuit 4
Break-Before-Make Time	30		30		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
Delay, t_D	5		5		ns min	$V_{S1} = V_{S2} = \pm 10 \text{ V};$
						Test Circuit 5
OFF Isolation	80		80		dB typ	$R_L = 50 \Omega$, $f = 1 MHz$;
						Test Circuit 6
Channel-to-Channel Crosstalk	90		70		dB typ	$R_L = 50 \Omega, f = 1 MHz;$
C (OFF)	6		6		E +	Test Circuit 7
C_{S} (OFF)	6 55		6 55		pF typ	f = 1 MHz f = 1 MHz
$C_D, C_S (ON)$))))		pF typ	
POWER REQUIREMENTS					_	$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
$I_{ m DD}$	0.0001		0.0001		μA typ	$V_{IN} = 0 \text{ V or 5 V}$
•	1	2.5	1	2.5	μA max	
${ m I}_{ m SS}$	0.0001	2.5	0.0001	2.5	μA typ	
7	1	2.5	1	2.5	μA max	X - 155X
I_L	0.0001	2.5	0.0001	2.5	μA typ	$V_{L} = +5.5 \text{ V}$
NOTES	1	2.5	1	2.5	μA max	

-2-REV. A

NOTES

Temperature ranges are as follows: B Version: -40°C to +85°C; T Version: -55°C to +125°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

Single Supply (V_{DD} = +12 V \pm 10%, V_{SS} = 0 V, V_L = +5 V \pm 10%, GND = 0 V, unless otherwise noted)

	ВV	ersion -40°C to	ΤVe	ersion -55°C to		
Parameter	+25°C	+85°C	+25°C	+125°C	Units	Test Conditions/Comments
ANALOG SWITCH Analog Signal Range R _{ON}	40	0 to V _{DD}	40	0 to V _{DD}	V Ω typ Ω max	$V_D = +3 \text{ V}, +8.5 \text{ V}, I_S = -10 \text{ mA}$ $V_{DD} = +10.8 \text{ V}$
LEAKAGE CURRENT Source OFF Leakage I_S (OFF) Drain OFF Leakage I_D (OFF) Channel ON Leakage I_D , I_S (ON)	±0.1 ±0.25 ±0.1 ±0.75 ±0.4 ±0.75	±5 ±5 ±5	±0.1 ±0.25 ±0.1 ±0.75 ±0.4 ±0.75	±15 ±30 ±30	nA typ nA max nA typ nA max nA typ nA max	$\begin{aligned} &V_{DD} = +13.2 \text{ V} \\ &V_{D} = 12.2 \text{ V/1 V}, V_{S} = 1 \text{ V/12.2 V}; \\ &\text{Test Circuit 2} \\ &V_{D} = 12.2 \text{ V/1 V}, V_{S} = 1 \text{ V/12.2 V}; \\ &\text{Test Circuit 2} \\ &V_{S} = V_{D} = 12.2 \text{ V/1 V}; \\ &\text{Test Circuit 3} \end{aligned}$
DIGITAL INPUTS Input High Voltage, V_{INH} Input Low Voltage, V_{INL} Input Current I_{INL} or I_{INH}	10.73	2.4 0.8 ±0.005 ±0.5	10.73	2.4 0.8 ±0.005 ±0.5	V min V max µA typ µA max	$V_{IN} = V_{INL}$ or V_{INH}
DYNAMIC CHARACTERISTICS ² t _{TRANSITION}	180	250	170	250	ns max	$R_L = 300 \Omega$, $C_L = 35 pF$; $V_{S1} = 0 V/8 V$, $V_{S2} = 8 V/0 V$; Test Circuit 4
Break-Before-Make Time Delay, $t_{\rm D}$	60		60		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF;$ $V_{S1} = V_{S2} = +8 V;$ Test Circuit 5
OFF Isolation	80		80		dB typ	$R_L = 50 \Omega$, $f = 1 MHz$; Test Circuit 6
Channel-to-Channel Crosstalk	90		70		dB typ	$R_L = 50 \Omega$, $f = 1 MHz$; Test Circuit 7
C_S (OFF) C_D , C_S (ON)	13 65		13 65		pF typ pF typ	f = 1 MHz f = 1 MHz
POWER REQUIREMENTS I _{DD}	0.0001 1	2.5	0.0001	2.5	μΑ typ μΑ max	V _{DD} = +13.2 V V _{IN} = 0 V or 5 V
I _L	0.0001 1	2.5	0.0001 1	2.5	μA typ μA max	$V_{L} = +5.5 \text{ V}$

NOTES

Specifications subject to change without notice.

Table I. Truth Table


Logic	Switch 1	Switch 2
0	ON	OFF
1	OFF	ON

ORDERING GUIDE

Model	Temperature Ranges	Package Options*
ADG419BN	-40°C to +85°C	N-8
ADG419BR	−40°C to +85°C	SO-8
ADG419BRM	−40°C to +85°C	RM-8
ADG419TQ	−55°C to +125°C	Q-8

^{*}N = Plastic DIP, Q = Cerdip, RM = μ SOIC, SO = 0.15" Small Outline IC (SOIC).

PIN CONFIGURATION DIP/SOIC/µSOIC



REV. A -3-

¹Temperature ranges are as follows: B Version: -40°C to +85°C; T Version: -55°C to +125°C.

²Guaranteed by design, not subject to production test.

ADG419

ABSOLUTE MAXIMUM RATINGS¹ θ_{IA} , Thermal Impedance 100°C/W $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ $m V_{DD}$ to $m V_{SS}$ Lead Temperature, Soldering (10 sec) +260°C V_{DD} to GND-0.3 V to +25 V SOIC Package, Power Dissipation 400 mW V_{SS} to GND+0.3 V to -25 V θ_{IA} , Thermal Impedance 155°C/W $V_{\rm L}$ to GND -0.3 V to $V_{\rm DD}$ + 0.3 V Analog, Digital Inputs² $V_{\rm SS}$ - 2 V to $V_{\rm DD}$ + 2 V μSOIC Package, Power Dissipation315 mW θ_{IA} , Thermal Impedance 205°C/W or 30 mA, Whichever Occurs First Lead Temperature, Soldering Vapor Phase (60 sec). +215°C Infrared (15 sec) +220°C (Pulsed at 1 ms, 10% Duty Cycle Max) NOTES Operating Temperature Range ¹Stresses above those listed under Absolute Maximum Ratings may cause perma-Industrial (B Version)-40°C to +85°C nent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational Extended (T Version)-55°C to +125°C sections of this specification is not implied. Exposure to absolute maximum rating Storage Temperature Range-65°C to +150°C conditions for extended periods may affect device reliability. Only one absolute Junction Temperature +150°C maximum rating may be applied at any one time. Cerdip Package, Power Dissipation 600 mW ²Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given. Lead Temperature, Soldering (10 sec) +300°C

CAUTION -

C_S (OFF)

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG419 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

"OFF" switch source capacitance.



TERMINOLOGY		C_D , C_S (ON)	"ON" switch capacitance.		
V_{DD}	Most positive power supply potential.	t _{TRANSITION}	Delay time between the 50% and 90% points of the digital inputs and the switch "ON"		
V_{SS}	Most negative power supply potential in dual				
	supplies. In single supply applications, it may be connected to GND.		condition when switching from one address state to another.		
V_{L}	Logic power supply (+5 V).	t_{D}	"OFF" time or "ON" time measured be- tween the 90% points of both switches		
GND	Ground (0 V) reference.				
S	Source terminal. May be an input or an		when switching from one address state		
	output.		to the other.		
	Drain terminal. May be an input or an output.	V_{INL} V_{INH} I_{INL} (I_{INH}) C rosstalk	Maximum input voltage for logic "0."		
			Minimum input voltage for logic "1."		
IN	Logic control input.		Input current of the digital input.		
R_{ON}	Ohmic resistance between D and S.		A measure of unwanted signal which is coupled through from one channel to another as a result of parasitic capacitance.		
I_{S} (OFF)	Source leakage current with the switch "OFF."				
I _D (OFF)	Drain leakage current with the switch "OFF."	Off Isolation I_{DD} I_{SS}	A measure of unwanted signal coupling through an "OFF" channel.		
$I_D, I_S(ON)$	Channel leakage current with the switch		Positive supply current.		
,	"ON."		Negative supply current.		
$V_D(V_S)$	Analog voltage on terminals D, S.				

-4- REV. A

Typical Performance Characteristics—ADG419




Figure 1. R_{ON} as a Function of V_D (V_S): Dual Supply Voltage




Figure 2. R_{ON} as a Function of V_D (V_S) for Different Temperatures




Figure 3. Leakage Currents as a Function of V_S (V_D)




Figure 4. R_{ON} as a Function of V_D (V_S): Single Supply Voltage




Figure 5. R_{ON} as a Function of V_D (V_S) for Different Temperatures




Figure 6. Leakage Currents as a Function of $V_S(V_D)$

REV. A -5-

ADG419




Figure 7. Supply Current vs. Input Switching Frequency






Figure 8. Transition Time vs. Power Supply Voltage


Test Circuits




Test Circuit 1. On Resistance




Test Circuit 2. Off Leakage



Test Circuit 3. On Leakage




Test Circuit 4. Transition Time, $t_{TRANSITION}$




Test Circuit 5. Break-Before-Make Time Delay, t_D

-6- REV. A

ADG419



Test Circuit 6. Off Isolation




Test Circuit 7. Crosstalk

REV. A -7-


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


8-Lead Plastic DIP (N-8)



8-Lead µSOIC (RM-8)



8-Lead Cerdip (Q-8)



8-Lead SOIC (SO-8) (Narrow Body)

