

# CA-IS305x 5kV<sub>RMS</sub> Isolated CAN Transceivers

#### 1 Features

- Meets the ISO 11898-2 physical layer standards
- Integrated protection increases robustness
  - 3.75kV<sub>RMS</sub> and 5kV<sub>RMS</sub> withstand isolation voltage for 60s (galvanic isolation)
  - ±150kV/μs typical CMTI
  - ±58V fault-tolerant CANH and CANL
  - ±30V extended common-mode input range (CMR)
  - Transmitter dominant timeout prevents lockup, data rates down to 5.5kbps
  - Thermal shutdown
- Date rate is up to 1Mbps
- Low loop delay: 150ns (typical), 210ns (maximum)
- 2.5V to 5.5V I/O voltage range, supports 2.7V, 3V,
   3.3V and 5V CAN controller interface
- Ideal passive behavior when unpowered
- Wide operating temperature range: -40°C to 125°C
- Wide-body SOIC8 (G), SOIC16-WB(W) packages and small DUB8(U) package.
- Safety Regulatory Approvals
  - VDE 0884-11 reinforced isolation (pending)
  - UL1577 certification, 5kV<sub>RMS</sub> @ 60s
  - IEC 62368-1, IEC 61010-1 5kV<sub>RMS</sub> reinforced insulation certifications
  - GB 4943.1-2011 and GB 8898-2011 reinforced insulation certifications

### 2 Applications

- Industrial Controls
- Building Automation
- Security and Protection System
- Transportation
- Medical
- Telecom
- HVAC

#### 3 General Description


The CA-IS305x family of devices is galvanically-isolated controller area network (CAN) transceiver that has superior isolation and CAN performance to meet the needs of the industrial applications. All devices of this family have the logic input and output buffers separated by a silicon oxide (SiO<sub>2</sub>) insulation barrier that provides galvanic isolation. Isolation improves communication by breaking ground loops and reduces noise where there are large differences in ground potential between ports. Both the CA-IS3050 and the CA-IS3052 are available in wide-body SOIC8 and SOIC16, but offer different pinout; also, the CA-IS3050 is available in small SOP8 package(DUB8). The 16 pin SOIC(W) is the industry standard isolated CAN package while the 8 pin SOIC(G) and DUB8(U) are much smaller packages that further reduce the board space in addition to reduced components due to integration of isolation and CAN with protection features. The CA-IS3050U provides up to 3750V<sub>RMS</sub> (60s) of galvanic isolation; The CA-IS3050G/W and CA-IS3052G/W provide up to 5000V<sub>RMS</sub> (60s) of galvanic isolation.

These transceivers operate up to 1Mbps data rate and feature integrated protection for robust communication, including current limit, thermal shutdown, and the extended ±58V fault protection on the CAN bus for equipment where overvoltage protection is require. The dominant timeout detection prevents bus lockup caused by controller error or by a fault on the TXD input. These CAN receivers also incorporate an input common-mode range (CMR) of ±30V, exceeding the ISO 11898 specification of -2V to +7V. All devices operate over -40°C to +125°C temperature range.

#### **Device information**

Part Number	Package	Package size (nominal value)
CA-IS3050G	SOIC8-WB(G)	5.85 mm × 7.50 mm
CA-IS3052G	301C8-WB(G)	3.83 111111 ^ 7.30 111111
CA-IS3050W	SOIC16-WB(W)	10.30 mm × 7.50 mm
CA-IS3052W	301C10-VVB(VV)	10.50 111111 × 7.50 111111
CA-IS3050	DUB8(U)	9.50 mm × 6.57 mm





# 4 Ordering Information

**Table 4-1 Ordering Information** 

The state of the s								
Part #	V <sub>CC1</sub> (V)	V <sub>CC2</sub> (V)	Data Rate (kbps)	Galvanic Isolation (±V)	Package			
CA-IS3050G	2.5~5.5	4.5~5.5	1000	5000	SOIC8-WB			
CA-IS3050W	2.5~5.5	4.5~5.5	1000	5000	SOIC16-WB			
CA-IS3052G	2.5~5.5	4.5~5.5	1000	5000	SOIC8-WB			
CA-IS3052W	2.5~5.5	4.5~5.5	1000	5000	SOIC16-WB			
CA-IS3050U	2.5~5.5	4.5~5.5	1000	3750	DUB8			



# **Contents**

L	Featu	res1	8	Pai	ramete	r Measurement Information	12
2	Applic	cations 1	9	De	tailed [	Description	15
3	Gener	ral Description 1		9.1	Ove	erview	15
1	Order	ing Information 2		9.2	CA	N Bus Status	15
5	Revisi	on history 3		9.3	Red	ceiver	15
5		onfiguration and Functions4		9.4	Tra	nsmitter	15
	6.1	CA-IS3050 Pin Configuration and Functions4		9.5	Pro	tection Functions	_
	6.2	CA-IS3052 Pin Configuration and Functions5			9.5.1	Signal Isolation and Protection	
7	_	fications 6			9.5.2 9.5.3	Thermal ShutdownCurrent-Limit	
	7.1	Absolute Maximum Ratings <sup>1</sup> 6			9.5.4	Transmitter-Dominant Timeout	
	7.2	ESD Ratings6	10		Appli	cation Information	17
	7.3	Recommended Operating Conditions6	11		Packa	age Information	19
	7.4	Thermal Information7	12			ering Temperature (reflow) Profile	
	7.5	Insulation Specifications7	13			and Reel Information	
	7.6	Safety-Related Certifications9	14		•	rtant Statement	
	7.7	Electrical Characteristics10	14		шро	tant statement	24
	7.8	Switching Characteristics11					

# 5 Revision history

Revision Number	Description	修订日期	Page Change
Revision 0	initial version		N/A
	Update ESD Ratings		6
	Update Insulation Specifications		7
Revision A	Update Electrical Characteristics		7
	<ul> <li>Changed CMTI typical value to 150kV/μs</li> </ul>		
	<ul> <li>Changed CMTI minimum value to 100kV/μs</li> </ul>		
Revision B	Update Safety-Related Certifications		8
Revision C	Added DUB8 package part		2
Revision D	Changed V <sub>ISO</sub> and V <sub>ITOM</sub> specs of the CA-IS3050U		7
	Updated Tape and Reel Information		
Revision E	Added Soldering Temperature Information		21, 22
	Updated pin configuration of the CA-IS3050U		4
	Changed the fault protection voltage on the bus to $\pm 58 \mathrm{V}$		6
	Updated ESD HBM protection voltage		6
	Updated TXD input specs.		6
Revision F	Updated thermal shutdown temperature		6
NCVISION 1	Changed the receiver output current to $\pm 4$ mA		6
	Updated Table 7.7 Electrical Characteristics		9
	Updated Table 7.8 Switching Characteristics		10
	Removed Figure. 8-12		13
	Updated the typical application circuit		16
Version 1.00	N/A		N/A
Version 1.01	Updated DUB8 package outline		18





Version 1.07, 2023/04/27

Shanghai Chipanalog Microelectronics Co., Ltd.

Version 1.02	Updated Table 9-2 Transmitter Truth Table		14
Version 1.03	Updated Figure 10-2		18
Version 1.04	Changed part with SOIC16-WB package: $V_{\text{IORM}}$ to 1414V, $V_{\text{IOWM}}$ AC RMS value to 1000V and DC value to 1414V.		7
Version 1.05	Added V <sub>CC1</sub> and V <sub>CC2</sub> UVLO		9
Version 1.06	Revised POD and Type reel information	2022/12/20	19,20,21,23
Version 1.07	Updated UVLO description and added upper and lower limit	2023/04/27	10

### 6 Pin Configuration and Functions

# 6.1 CA-IS3050 Pin Configuration and Functions





Figure 6-1 CA-IS3050 Pin Configuration

Table 6-1 CA-IS3050 Pin Configuration and Description

lable 0-1 CA-155050 i ili Configuration and Description						
Pin name	Pin n	umber	Tyrno	Description		
Pili lialile	SOIC16	SOIC8/SOP8	Туре	Description		
V <sub>CC1</sub>	1	1	Power supply	Power supply input for the logic side. Bypass $V_{\text{CC1}}$ to GND1 with a $0.1\mu\text{F}$ capacitor as close to the device as possible.		
GND1	2, 7, 8	4	Ground	Logic side ground.		
RXD	3	2	Digital I/O	Receiver output. RXD is high when the bus is in the recessive state. RXD is low when the bus is in the dominant state.		
NC	4, 5, 11, 14	_	-	No connection, do not connect these pins and leave them open.		
TXD	6	3	Digital I/O	Transmitter data input. CANH and CANL are in the dominant state when TXD is low. CANH and CANL are in the recessive state when TXD is high.		
GND2	9, 10, 15	5	Ground	Bus side ground.		
CANL	12	6	Differential I/O	Low-level CAN differential line.		
CANH	13	7	Differential I/O	High-level CAN differential line.		
V <sub>CC2</sub>	16	8	Power supply	Power supply input for the bus side. Bypass $V_{\text{CC2}}$ to GND2 with a $0.1\mu\text{F}$ capacitor as close to the device as possible.		



# 6.2 CA-IS3052 Pin Configuration and Functions






Figure. 6-2 CA-IS3052 Pin Configuration

Table 6-2 CA-IS3052 Pin Configuration and Description

Dia nama	Pin nu	mber	Tomas	Description
Pin name	SOIC16	SOIC8	Туре	Description
V <sub>CC1</sub>	1	1	Power supply	Power supply input for the logic side. Bypass V <sub>CC1</sub> to GND1 with 0.1μF
V CC1	1	1	rower supply	capacitor as close to the device as possible.
GND1	2, 8	4	Ground	Logic side ground.
TXD	3	2	Digital I/O	Transmitter data input. CANH and CANL are in the dominant state when TXD
IND	1XD 3 2		Digital I/O	is low. CANH and CANL are in the recessive state when TXD is high.
NC	4, 6, 7, 14	ı	-	No connection, do not connect these pins, leave them open.
RXD	_	5 3	Digital I/O	Receiver output. RXD is high when the bus is in the recessive state. RXD is
KAD	3		Digital I/O	low when the bus is in the dominant state.
GND2	9, 10, 15	5	Ground	Bus side ground.
CANL	12	6	Differential I/O	Low-level CAN differential line.
CANH	13	7	Differential I/O	High-level CAN differential line.
V	V <sub>CC2</sub> 11, 16 8		Power supply	Power supply input for the bus side. Bypass V <sub>CC2</sub> to GND2 with 0.1μF
V <sub>CC2</sub>	11, 16	0	rowei Suppiy	capacitor as close to the device as possible.



# 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>1</sup>

	Parameters	Minimum value	Maximum value	Unit
V <sub>CC1</sub> or V <sub>CC2</sub>	Power supply voltage <sup>2</sup>	-0.5	6.0	V
TXD or RXD to GND1	Logic side voltage (RXD, TXD)	-0.5	$V_{CC1} + 0.5^3$	V
CANH or CANL to GND2 Differential voltage between CANH and CANL	Bus side voltage (CANH and CANL)	<b>–</b> 58	58	V
I <sub>O</sub>	Receiver output current	-15	15	mA
T <sub>J</sub>	Junction temperature		150	°C
T <sub>STG</sub>	Storage temperature range	<del>-</del> 65	150	°C

#### Notes:

- 1. The stresses listed under "Absolute Maximum Ratings" are stress ratings only, not for functional operation condition. Exposure to absolute maximum rating conditions for extended periods may cause permanent damage to the device.
- 2. All voltage values except differential I/O bus voltages are with respect to the local ground (GND1 or GND2) and are peak voltage values.
- 3. Maximum voltage must not be exceed 6 V.

### 7.2 ESD Ratings

			Numerical value	Unit
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, bus pins to GND2	±8000		
$V_{\text{ESD}}$	V <sub>ESD</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all other pins <sup>1</sup>	±4000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>2</sup>	±1500	

#### Notes:

- Per JEDEC document JEP155, 500V HBM allows safe manufacturing of standard ESD control process.
- 2. Per JEDEC document JEP157, 250V CDM allows safe manufacturing of standard ESD control process.

# 7.3 Recommended Operating Conditions

	Param	eters	MIN	TYP	MAX	Unit
V <sub>CC1</sub>	Logic side power voltage		2.5	3.3	5.5	V
V <sub>CC2</sub>	Bus side power voltage	us side power voltage			5.5	V
V <sub>I</sub> or V <sub>IC</sub>	Voltage at bus pins (separately	or common mode)	-30		30	V
V <sub>IH</sub>	Input high voltage	Driver (TXD)	0.7 x V <sub>CC1</sub>			V
V <sub>IL</sub>	Input low voltage	Driver (TXD)			0.3 x V <sub>CC1</sub>	V
V <sub>ID</sub>	Differential input voltage	•	-12		12	V
I <sub>OH</sub> High-leve	High-level output current	Driver	-70			4
		Receiver	-4			mA
	Low-level output current	Driver			70	mA
I <sub>OL</sub>		Receiver			4	
T <sub>A</sub>	Ambient temperature		-40		125	°C
Tj	Junction temperature		-40		150	°C
P <sub>D</sub>	Total power dissipation	V <sub>CC1</sub> = 5.5V, V <sub>CC2</sub> = 5.25V, T <sub>A</sub> = 125°C, R <sub>L</sub> =			200	mW
P <sub>D1</sub>	Logic side power dissipation	60Ω, TXD input is 500 kHz, 50% duty			25	mW
P <sub>D2</sub>	Bus side power dissipation	cycle square wave			175	mW
T <sub>J(shutdown)</sub>	Thermal shutdown temperatur	e <sup>1</sup>		190		°C

Extended operation in thermal shutdown may affect device reliability.



Shanghai Chipanalog Microelectronics Co., Ltd.

### 7.4 Thermal Information

	Heat meter	SOIC8-WB	SOIC16-WB	SOP8	Unit
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	110.1	86.5	73.3	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	51.7	49.6	63.2	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	66.4	49.7	43.0	°C/W
ψл	Junction-to-top characterization parameter	16.0	32.3	27.4	°C/W
ψյв	Junction-to-board characterization parameter	64.5	49.2	42.7	°C/W

# 7.5 Insulation Specifications

	Parameters	Test conditions		Value		Unit
	Parameters			N/G	U	Unit
CLR	External clearance <sup>1</sup>	Shortest terminal-to-terminal distance through air		8	6.1	mm
CPG	External creepage <sup>1</sup>	Shortest terminal-to-terminal distance across the package surface		8	6.8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)		19	19	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>	>600	>600	V
	Material group	Per IEC 60664-1		ı	I	
		Rated mains voltage ≤ 300 V <sub>RMS</sub>		I-IV	I-IV	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 400 V <sub>RMS</sub>		I-IV	I-IV	
		Rated mains voltage ≤ 600 V <sub>RMS</sub>		1-111	1-111	
DIN V V	DE V 0884-11:2017-01		1			
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1	L414	560	V <sub>PK</sub>
		AC voltage; time-dependent dielectric breakdown (TE	DDB) test	1000	400	$V_{RMS}$
$V_{IOWM}$	Maximum operating isolation voltage	DC voltage		L414	560	V <sub>DC</sub>
V <sub>ІОТМ</sub>	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> , t=60 s (certified); V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> , t=1 s (100% product test)			5300	V <sub>PK</sub>
$V_{IOSM}$	Maximum surge isolation voltage <sup>2</sup>	Test method per IEC 60065, 1.2/50 μs waveform, V <sub>TEST</sub> = 1.6 × V <sub>IOSM</sub> (production test)	6	5250	5000	V <sub>PK</sub>
		Method a, after input/output safety test of the subgroup $V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s; $V_{pd(m)} = 1.2 \times V_{IORM}$ , $t_m = 10$ s	oup 2/3,	≤5	≤5	
$q_{pd}$	Apparent charge <sup>3</sup>	Method a, after environmental test of the subgroup 1 $V_{ini} = V_{IOTM},  t_{ini} = 60 \text{ s};$ $V_{pd(m)} = 1.6 \times V_{IORM},  t_m = 10 \text{ s}$		≤5	≤5	pC
		Method b, at routine test (100% production test) and preconditioning (type test) $V_{ini} = 1.2 \times V_{IOTM}, t_{ini} = 1 \text{ s};$ $V_{pd(m)} = 1.875 \times V_{IORM}, t_m = 1 \text{ s}$		≤5	≤5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>4</sup>	$V_{10} = 0.4 \times \sin(2\pi ft), f = 1 \text{ MHz}$		~0.5	~0.5	pF
		V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	>	·10 <sup>12</sup>	>1012	
$R_{IO}$	Isolation resistance <sup>4</sup>	V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C		·10 <sup>11</sup>	>1011	Ω
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	;	>10 <sup>9</sup>	>109	1
	Pollution degree			2	2	1
UL 1577		1	L			.1
V <sub>ISO</sub> voltage	Maximum withstanding isolation	$V_{TEST} = V_{ISO}$ , t = 60 s (qualification) $V_{TEST} = 1.2 \times V_{ISO}$ , t = 1 s (100% production test)	5000	37	50	V <sub>RMS</sub>

### Notes:

 This coupler is suitable for "safe electrical insulation" only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.


# CA-IS3050G, CA-IS3052G,CA-IS3050W,CA-IS3052W,CA-IS3050U



Version 1.07, 2023/04/27

Shanghai Chipanalog Microelectronics Co., Ltd.

- 2. Devices are immersed in oil during surge characterization test.
- 3. The characterization charge is discharging charge (pd) caused by partial discharge.
- 4. Capacitance and resistance are measured with all pins on field-side and logic-side tied together.





# 7.6 Safety-Related Certifications

VDE	UL	cqc	TUV
Certified according	Certified according to UL	Certified according to GB 4943.1-2011	Certified according to EN/IEC
to DIN VDE V 0884-	1577 Component	and GB 8898-2011	61010-1:2010 (3rd Ed) and EN /IEC
11:2017-01	Recognition Program		62368-1:2014+A11:2017
Reinforced:(SOIC16-	SOP8-G: 5000 V <sub>RMS</sub> ;	Reinforced insulation,	5000 V <sub>RMS</sub> insulation per EN/IEC 61010-
WB/SOIC8-WB),	SOP16-W: 5000 V <sub>RMS</sub>	600 V <sub>RMS</sub> maximum working voltage	1:2010 (3rd Ed) and EN /IEC 62368-
Pending;		(Altitude ≤ 5000 m)	1:2014+A11:2017, working voltage is up
Basic isolation:			to 600 V <sub>RMS</sub>
(SOIC16-WB/SOIC8-			
WB)			
V <sub>IOTM</sub> :7070V <sub>pk</sub>			
V <sub>IORM</sub> : 849V <sub>pk</sub>			
V <sub>IOSM</sub> : 6250V <sub>pk</sub>			
Basic isolation:(DUB8)			
V <sub>IOTM</sub> :5300V <sub>pk</sub>			
V <sub>IORM</sub> : 566V <sub>pk</sub>			
V <sub>IOSM</sub> : 5000V <sub>pk</sub>			
Certificate number:	Certificate number: E511334	Certificate number:	CB Certificate number:
40052786		SOP8-G: CQC20001257122	JPTUV-111116; DE 2-027880
		SOP16-W: CQC20001257121	AK Certificate number:
			AK 50476720 0001;
			AK 50476727 0001



# 7.7 Electrical Characteristics

over recommended operating conditions (unless otherwise noted). All typical values are at 25°C with  $V_{CC1} = V_{CC2} = 5$  V.

	Parameters		Test conditions	MIN	TYP	MAX	Unit	
Powe	er supply voltage							
	UVLO+ UVLO power up start up		V <sub>CC1</sub>	1.95	2.24	2.375		
			V <sub>CC1</sub>	1.88	2.10	2.325		
	UVLO+ UVLO power up start up		V <sub>CC2</sub>	3.9	4.2	4.4	V	
_			V <sub>CC2</sub>	3.8	4.0	4.25		
	er supply current	1		1		I		
			$V_1 = 0 \text{ V or } V_{CC1}, V_{CC1} = 3.3 \text{ V}$		1.8	2.8		
I <sub>CC1</sub>	Logic side power supply current		V <sub>I</sub> = 0 V or V <sub>CC1</sub> , V <sub>CC1</sub> = 5 V		2.3	3.6	mA	
		Dominant			44	73		
$I_{CC2}$	Bus side power supply current	Recessive	V <sub>I</sub> = V <sub>CC1</sub>		3	12	mA	
Drive	er		11 1001	1				
		CANH	$V_1 = 0 \text{ V}, R_L = 60 \Omega$ ; see Figure 8-1 and	2.75	3.4	4.5		
$V_{O(D)}$	Bus output voltage (dominant)	CANL	Figure 8-2.	0.5		2.25	V	
		CHITE	$V_1 = 2 \text{ V, } R_L = 60 \Omega$ ; see Figure 8-1 and					
$V_{O(R)}$	Bus output voltage (recessive)		Figure 8-2.	2	2.5	3	V	
			$V_1 = 0 \text{ V}, R_L = 60 \Omega$ ; see Figure 8-1,					
i			Figure 8-2 and Figure 8-3.	1.5		3	V	
V <sub>OD(D</sub>	<ul><li>Differential output voltage (dom</li></ul>	ninant)	$V_1 = 0$ V, $R_L = 45 \Omega$ ; see Figure 8-1,					
			Figure 8-2 and Figure 8-3.	1.4		3	V	
			$V_1 = 3 \text{ V}, R_L = 60 \Omega$ ; see Figure 8-1 and					
Vona	Differential output voltage (rece	ssive)	Figure 8-2.	-12		12	mV	
♥ OD(K	, billerential output voltage (rece	331467	V <sub>I</sub> = 3 V, no-load.	-0.5		0.05	V	
V <sub>OC(D)</sub>	Common mode output voltage	(dominant)	v <sub>1</sub> s v) no load.	2	2.5	3	V	
V <sub>OC(pp)</sub> Peak to peak common mode output voltage			See Figure 8-7		0.3		V	
I <sub>IH</sub> High-level input current, TXD input			V <sub>I</sub> = 2 V		0.5	20	μΑ	
IIL	Low-level input current, TXD inp		V <sub>1</sub> = 0.8 V	-20			μΑ	
·IL	zow iever input current, ind inp		TXD=Low, V <sub>CANH</sub> = -30 V, CANL open; see	1 20			μ, ,	
			Figure 8-10.	-105	-72			
			TXD=High, V <sub>CANH</sub> = 30 V, CANL open; see					
			Figure 8-10.		5			
I <sub>OS(SS)</sub>	Short-circuit steady-state output	current	TXD=High, V <sub>CANL</sub> = -30 V, CANH open; see	-5			mA	
			Figure 8-10.	-1.5				
			TXD=Low, V <sub>CANL</sub> = 30 V, CANH open; see					
			Figure 8-10.	90	105			
	I (Common Mode Transient Immu	nity)	$V_{l} = 0 \text{ V or } V_{CC1}$ ; see <i>Figure 8-11</i> .	100	150		kV/μs	
CMTI	i (Common wode mansiem minnu	IIILY)						
CMTI		ility)	-	•				
	iver					0.9	V	
Rece V <sub>IT+</sub>		ld voltage	-20V≪V <sub>CM</sub> ≪20V	0.5		0.9	V	
Rece V <sub>IT+</sub> V <sub>IT-</sub>	iver Positive-going bus input thresho Negative-going bus input thresh	ld voltage old voltage	-20V≤V <sub>CM</sub> ≤20V -30V≤V <sub>CM</sub> ≤-20V	0.5		0.9		
Rece V <sub>IT+</sub>	iver Positive-going bus input thresho Negative-going bus input thresh Positive-going bus input thresho	ld voltage old voltage ld voltage		0.5			V	
V <sub>IT+</sub> V <sub>IT-</sub> V <sub>IT+</sub> V <sub>IT-</sub>	iver Positive-going bus input thresho Negative-going bus input thresh	ld voltage old voltage ld voltage	-30V≤V <sub>CM</sub> ≤-20V		120		V	
V <sub>IT+</sub> V <sub>IT-</sub> V <sub>IT+</sub>	iver  Positive-going bus input thresho  Negative-going bus input thresh  Positive-going bus input thresho  Negative-going bus input thresh	ld voltage old voltage ld voltage	-30V≤V <sub>CM</sub> ≤-20V 20V≤V <sub>CM</sub> ≤30V	0.4	120 4.6		V V V	
V <sub>IT+</sub> V <sub>IT-</sub> V <sub>IT+</sub> V <sub>IT-</sub>	iver  Positive-going bus input thresho  Negative-going bus input thresh  Positive-going bus input thresho  Negative-going bus input thresh	ld voltage old voltage ld voltage	-30V≤V <sub>CM</sub> ≤-20V				V V V mV	
V <sub>IT+</sub> V <sub>IT-</sub> V <sub>IT+</sub> V <sub>IT-</sub>	iver  Positive-going bus input thresho  Negative-going bus input thresh  Positive-going bus input thresho  Negative-going bus input thresh	ld voltage old voltage ld voltage	-30V≤V <sub>CM</sub> ≤-20V 20V≤V <sub>CM</sub> ≤30V	0.4 V <sub>CC1</sub> – 0.8			V V V	
Recei V <sub>IT+</sub> V <sub>IT-</sub> V <sub>IT-</sub> V <sub>HYS</sub>	Positive-going bus input thresho Negative-going bus input thresh Positive-going bus input thresho Negative-going bus input thresh Hysteresis voltage	ld voltage old voltage ld voltage	$-30V \le V_{CM} \le -20V$ $20V \le V_{CM} \le 30V$ $V_{CC1} = 5 \text{ V, } I_{OH} = -4 \text{ mA; see } Figure 8-6.$	0.4 V <sub>CC1</sub> –	4.6		V V V mV	
V <sub>IT+</sub> V <sub>IT-</sub> V <sub>IT-</sub> V <sub>IT-</sub>	iver  Positive-going bus input thresho  Negative-going bus input thresh  Positive-going bus input thresho  Negative-going bus input thresh	ld voltage old voltage ld voltage	$-30V \le V_{CM} \le -20V$ $20V \le V_{CM} \le 30V$ $V_{CC1} = 5 \text{ V, } I_{OH} = -4 \text{ mA; see } Figure 8-6.$	0.4 V <sub>cc1</sub> – 0.8 V <sub>cc1</sub> – 0.1	4.6		V V V mV	
Rece V <sub>IT+</sub> V <sub>IT-</sub> V <sub>IT-</sub> V <sub>HYS</sub>	Positive-going bus input thresho Negative-going bus input thresh Positive-going bus input thresho Negative-going bus input thresh Hysteresis voltage	ld voltage old voltage ld voltage	$-30V \le V_{CM} \le -20V$ $20V \le V_{CM} \le 30V$ $V_{CC1} = 5 \text{ V, } I_{OH} = -4 \text{ mA; see } Figure 8-6.$ $V_{CC1} = 5 \text{ V, } I_{OH} = -20 \text{ μA; see } Figure 8-6.$	0.4 V <sub>CC1</sub> – 0.8 V <sub>CC1</sub> –	4.6 5		V V V mV	
Recei V <sub>IT+</sub> V <sub>IT-</sub> V <sub>IT+</sub> V <sub>IT-</sub> V <sub>HYS</sub>	Positive-going bus input thresho Negative-going bus input thresh Positive-going bus input thresho Negative-going bus input thresh Hysteresis voltage	ld voltage old voltage ld voltage	$-30V \le V_{CM} \le -20V$ $20V \le V_{CM} \le 30V$ $V_{CC1} = 5 \text{ V, } I_{OH} = -4 \text{ mA; see } Figure 8-6.$ $V_{CC1} = 5 \text{ V, } I_{OH} = -20 \text{ μA; see } Figure 8-6.$	0.4 V <sub>CC1</sub> – 0.8 V <sub>CC1</sub> – 0.1 V <sub>CC1</sub> –	4.6 5		V V V mV	



# CA-IS3050G, CA-IS3052G,CA-IS3050W,CA-IS3052W,CA-IS3050U

Shanghai Chipanalog Microelectronics Co., Ltd.

Version 1.07, 2023/04/27

$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 4 mA; see <i>Figure 8-6</i> .		0.2	0.4	V
		I <sub>OL</sub> = 20 μA; see <i>Figure 8-6</i> .		0	0.1	V
Cı	CANH or CANL input capacitance to ground	$V_{TXD} = 3V$ , $V_{I} = 0.4xsin(2\pi ft) + 2.5 V$ , $f = 1MHz$		20		pF
$C_{ID}$	Differential input capacitance	$V_{TXD} = 3V$ , $V_{I} = 0.4xsin(2\pi ft)$ , $f = 1MHz$		10		pF
R <sub>IN</sub>	CANH and CANL input capacitance	V <sub>TXD</sub> = 3V	15		40	kΩ
R <sub>ID</sub>	Differential input resistance	V <sub>TXD</sub> = 3V	30		80	kΩ
R <sub>I(m)</sub>	Input resistance matching	V <sub>CANH</sub> = V <sub>CANI</sub>	-5%	0%	5%	
	$(1 - [R_{IN(CANH)} / R_{IN(CANL)}]) \times 100\%$	VCANH - VCANL				
CMTI	Common mode transient immunity	$V_I = 0 \text{ V or } V_{CC1}$ ; see <i>Figure 8-11</i> .	100	150	•	kV/μs

### 7.8 Switching Characteristics

over recommended operating conditions (unless otherwise noted). All typical values are at 25°C with  $V_{CC1} = V_{CC2} = 5$  V.

	Parameters	Test conditions	MIN	TYP	MAX	Unit		
Device	•							
t <sub>loop1</sub>	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant	saa Figura 9 9	110		210	ns		
t <sub>loop2</sub>	Total loop delay, driver input (TXD) to receiver output (RXD), dominant to recessive	— see Figure 8-8.	110		210	ns		
Driver		•						
t <sub>PLH</sub>	TXD propagation delay (recessive to dominant)			50				
t <sub>PHL</sub>	TXD propagation delay (dominant to recessive)	— see Figure 8-4.	65			ns		
t <sub>r</sub>	Differential driver output rise time		55					
t <sub>f</sub>	Differential driver output fall time			60				
t <sub>TXD_DT0</sub>	o <sup>1</sup> TXD dominant timeout	C <sub>L</sub> = 100 pF; see <i>Figure 8-</i> <i>9.</i>	2	5	8	ms		
Receiv	rer							
t <sub>PLH</sub>	RXD propagation delay (recessive to dominant)			105				
t <sub>PHL</sub>	RXD Propagation delay (dominant to recessive)	soo Figuro 9 6	75			1		
tr	RXD Output signal rise time	see Figure 8-6.	5			ns		
t <sub>f</sub>	RXD Output signal fall time		5					

### Note:

<sup>1.</sup> The TXD dominant time out  $(t_{TXD\_DTO})$  disables the driver of the transceiver once the TXD has been dominant longer than  $(t_{TXD\_DTO})$  which releases the bus lines to recessive preventing a local failure from locking the bus dominant.



### 8 Parameter Measurement Information




Figure. 8-1 Driver Voltage and Current Definition




Figure. 8-2 Bus Logic State Voltage Definition





Figure. 8-3 Driver  $V_{\text{OD}}$  with Common Mode Loading Test Circuit



### Notes:

- 1. The input pulse is supplied by a generator with characteristics: PRR  $\leq$  125 kHz, 50% duty cycle; rise time  $t_f \leq 6$  ns, fall time  $t_f \leq 6$  ns;  $t_0 = 50 \Omega$ .
- 2. Load capacitance C<sub>L</sub> includes external circuit (instrumentation and fixture etc.) capacitance.

Figure. 8-4 Transmitter Test Circuit and Timing Diagram







Figure. 8-5 Receiver Voltage and Current Definition



#### Notes:

- 1. The input pulse is supplied by a generator with characteristics: PRR  $\leq$  125 kHz, 50% duty cycle; rise time  $t_r \leq 6$  ns, fall time  $t_r \leq 6$  ns;  $Z_0 = 50 \Omega$ .
- 2. Load capacitance C<sub>L</sub> includes external circuit (instrumentation and fixture etc.) capacitance.

#### Figure. 8-6 Receiver Test Circuit and Timing Diagram




Figure. 8-7 Peak-to-Peak Output Voltage Test Circuit and Waveform







Figure. 8-8 TXD to RXD Loop Delay



#### Notes:

- 1. The input pulse is supplied by a generator with characteristics: PRR  $\leq$  125 kHz, 50% duty cycle; rise time  $t_r \leq 6$  ns, fall time  $t_r \leq 6$  ns;  $t_0 = 50 \Omega$ .
- 2. Load capacitance C<sub>L</sub> includes external circuit (instrumentation and fixture etc.) capacitance.

Figure. 8-9 Transmitting Dominant Timeout Timing Diagram




Figure. 8-10 Driver Short Circuit Current Test Circuit and Measurement




Figure. 8-11 Common-Mode Transient Immunity Test Circuit



Shanghai Chipanalog Microelectronics Co., Ltd.

### 9 Detailed Description

#### 9.1 Overview

The CA-IS305x isolated controller area network (CAN) transceivers provide up to  $3.75 kV_{RMS}$  (SOP8 package) and  $5 kV_{RMS}$  (WSOIC package) of galvanic isolation between the cable side (bus-side) of the transceiver and the controller side (logic-side). These devices feature up to  $150 \, kV/\mu s$  common mode transient immunity, allow up to 1 M bps communication across an isolation barrier. Robust isolation coupled with high standoff voltage and increased speeds enables efficient communication in noisy environments, making them ideal for communication with the microcontroller in a wide range of applications such as solar inverters, circuit breakers, motor drives, PLC communication modules, telecom rectifiers, elevators, HVACs and EV charging infrastructures. Interfacing with CAN protocol controllers is simplified by the 2.5 V to 5.5 V wide supply voltage range ( $V_{CC1}$ ) on the controller side of the device. This supply voltage sets the interface logic levels between the transceiver and controller. The supply voltage range for the CAN bus side of the device is 4.5 V to 5.5 V ( $V_{CC2}$ ). The receiver input common-mode range is  $\pm 30 V$ , exceeding the ISO 11898 specification of -2V to +7V, and the fault tolerant is up to  $\pm 58 V$ . Dominant timeout prevents the bus from being blocked by a hung-up microcontroller, and the outputs CANH and CANL are short-circuit current-limited, protected against excessive power dissipation by thermal shutdown circuitry that places the driver outputs in a high-impedance state.

#### 9.2 CAN Bus Status

The CAN bus has two states: dominant and recessive. In the dominant state (a zero bit, used to determine message priority), CANH-CANL are defined to be logic '0' when the voltage across them is between +1.5V and +3V (higher than 0.9V). In the recessive state (a 1-bit and the state of the idle bus), the driver is defined to be logic '1' when differential voltage is between -120mV and +12mV, or when it is near zero(lower than 0.5V). See *Figure 8-2* 

#### 9.3 Receiver

The receiver reads the differential input from the bus line (CANH and CANL) and transfers this data as a single-ended output RXD to the CAN controller. The internal comparator senses the difference voltage  $V_{DIFF} = (V_{CANH}-V_{CANL})$ , with respect to an internal threshold of 0.7V. If  $V_{DIFF} > 0.9V$ , a logic-low is present on RXD; If  $V_{DIFF} < 0.5V$ , a logic-high is present. The CANH and CANL common-mode range is  $\pm 30V$  in normal mode. RXD is a logic-high when CANH and CANL are shorted or terminated and un-driven. See *Table 9-1*.

 $\begin{array}{c|ccccc} V_{ID} = V_{CANH} - V_{CANL} & BUS \ STATE & RXD \\ & & & & & & & \\ V_{ID} \geq 0.9V & Dominant & Low \\ & & & & & & \\ 0.5V < V_{ID} < 0.9V & Indeterminate & Indeterminate \\ & & & & & & \\ V_{ID} \leq 0.5V & Recessive & High \\ & & & & & & \\ Open \ (V_{ID} \approx 0V) & Open & High \\ \end{array}$ 

**Table 9-1 Receiver Truth Table** 


#### 9.4 Transmitter

The transmitter converts a single-ended input signal (TXD) from the local CAN controller to differential outputs for the bus lines CANH and CANL. The truth table for the transmitter is provided in *Table 9-2*.

Table 9-2 Transmitter Truth Table (When Not Connected to the Bus)

V <sub>CC1</sub>	V	INPUT	TXD LOW TIME	OUT	BUS STATE	
	V <sub>CC2</sub>	TXD	TAD LOW TIME	CANH	CANL	BUS STATE
		Low	< t <sub>TXD_DTO</sub>	High	Low	Dominant
Power up	Power up	Low	> t <sub>TXD_DTO</sub>	V <sub>CC2</sub> /2	V <sub>CC2</sub> /2	Recessive
		High or Open	Х	V <sub>CC2</sub> /2	V <sub>CC2</sub> /2	Recessive
Power up	Power down	Х	Х	Hi-Z	Hi-Z	Hi-Z
Power down	Power up	Х	Х	V <sub>CC2</sub> /2	V <sub>CC2</sub> /2	Recessive

### CA-IS3050G, CA-IS3052G,CA-IS3050W,CA-IS3052W,CA-IS3050U



Shanghai Chipanalog Microelectronics Co., Ltd.



X = Don't care; Hi-Z = high impedance.

CANH and CANL outputs are short-circuit current limited and are protected against excessive power dissipation by thermal shutdown circuitry that places the driver outputs in a high-impedance state.

#### 9.5 Protection Functions

#### 9.5.1 Signal Isolation and Protection

The CA-IS305x devices integrated digital galvanic isolators using Chipanalog's capacitive isolation technology based on the ON-OFF keying (OOK) modulation scheme, allow data transmission between the controller side and cable side of the transceiver with different power domains. The driver outputs/receiver inputs are also protected from ±8kV electrostatic discharge (ESD) to GND2 on the bus side, as specified by the Human Body Model (HBM).

#### 9.5.2 Thermal Shutdown

If the junction temperature of the CA-IS305x device exceeds the thermal shutdown threshold T<sub>J(shutdown)</sub> (190°C, typ.), the device turns off the CAN driver circuits thus blocking the TXD-to-bus transmission path. The CAN bus terminals are biased to the recessive level during a thermal shutdown, and the receiver-to-RXD path remains operational. The shutdown condition is cleared when the junction temperature drops to normal operation temperature range of the device.

#### 9.5.3 Current-Limit

The CA-IS305x protect the transmitter output stage against a short-circuit to a positive or negative voltage by limiting the driver current. However, this will cause large supply current and dissipation. Thermal shutdown further protects the devices from excessive temperatures that may result from a short circuit. The transmitter returns to normal operation once the short is removed.

#### 9.5.4 Transmitter-Dominant Timeout

The CA-IS305x devices feature a transmitter-dominant timeout ( $t_{TXD\_DTO}$ ) that prevents erroneous CAN controllers from clamping the bus to a dominant level by maintaining a continuous low TXD signal. When TXD remains in the dominant state (low) for greater than  $t_{TXD\_DTO}$ , the transmitter is disabled, releasing the bus to a recessive state. After a dominant timeout fault, the transmitter is re-enabled when receiving a rising edge at TXD. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. So the minimum transmitted data rate can be calculated as: 11 bits/ $t_{TXD\_DTO}$  = 11 bits / 2ms = 5.5kbps. The transmitter-dominant timeout limits the minimum possible data rate of the CA-IS305x to 5.5kbps.



### 10 Application Information

The CAN bus has been a very popular serial communication standard in the industry due to its excellent prioritization and arbitration capabilities. In systems with different voltage domains, isolation is typically used to protect the low voltage side from the high voltage side in case of any faults. The CA-IS305x family of devices is ideal for these kind of applications, see *Figure 10-1* the typical application circuit.




Figure. 10-1 Typical Application Circuit

These devices can operate up to 1Mbps data rate. However, the maximum data rate is limited by the bus loading, number of nodes, cable length etc. factors. For CAN network design, margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum data rate, number of nodes often lower. The ISO11898 Standard specifies a maximum of 30 nodes. However, with careful design, and consider of high input impedance of the CA-IS305x, designers can have many more nodes on the CAN bus. The differential input resistance of the CA-IS305x is a minimum of  $30k\Omega$ . If 110 CA-IS305x transceivers are in parallel on a bus, this is equivalent to a  $273\Omega$  differential load. That transceiver load of  $273\Omega$  in parallel with the  $60\Omega$  (the two  $120\Omega$  termination resistors in parallel) gives a total  $49\Omega$  load on the bus. The driver differential output of CA-IS305x devices is specified to provide at least 1.5V with a  $60\Omega$  load, and additionally specified with a differential output of 1.4V with a  $45\Omega$  load. Therefore, the CA-IS305x theoretically can support over 110 transceivers on a single bus with design margin.



In multidrop CAN applications, it is important to maintain a single linear bus of uniform impedance that is properly terminated at each end. A star, ring, or tree configuration should never be used. Any deviation from the end-to-end wiring scheme creates a stub. High-speed data edges on a stub can create reflections back down to the bus. These reflections can cause data errors by eroding the noise margin of the system. Although stubs are unavoidable in a multidrop system, care should be taken to keep these stubs as short as possible, especially when operating with high data rates. See *Figure 10-2*, the typical CAN Bus Operating Circuit, termination may be a single  $120\Omega$  resistor at the end of the bus, either on the cable or in a terminating node; or split termination, the two  $60\Omega$  termination resistors in parallel may be used if filtering and stabilization of the common mode voltage of the bus is desired.

To ensure reliable operation at all data rates and supply voltages, a  $0.1\mu F$  bypass capacitor is recommended at logic-side and bus-side supply pins ( $V_{CC1}$  and  $V_{CC2}$ ). The capacitors should be placed as close to the supply pins as possible. The PCB designer should follow some critical recommendations in order to get the best performance from the design. For the high-speed operating digital circuit boards, we recommend to use the standard FR-4 PCB material and a minimum of four layers is required to accomplish a low EMI PCB design. Layer order from top-to-bottom is: high-speed signal layer, ground plane, power plane, and low-frequency signal layer. Also, keep the input/output traces as short as possible, avoid using vias to make low-inductance paths for the signals.






Figure. 10-2 Typical CAN Bus Operating Circuit





# 11 Package Information

# Wide-body SOIC8 Package Outline











### Note:

1. All dimensions are in millimeters, angles are in degrees.




# Wide-body SOIC16 Package Outline






# **TOP VIEW**



RECOMMMENDED LAND PATTERN



# **FRONT VIEW**


**LEFT SIDE VIEW** 

# Note:

1. All dimensions are in millimeters, angles are in degrees.




### **DUB8 Package Outline**



# TOP VIEW

# RECOMMENDED LAND PATTERN



### Note:

1. All dimensions are in millimeters, angles are in degrees.



# 12 Soldering Temperature (reflow) Profile




Figure. 12-1 Soldering Temperature (reflow) Profile

**Table. 12-1 Soldering Temperature Parameter** 


Profile Feature	Pb-Free Assembly
Average ramp-up rate(217 2 to Peak)	32 /second max
Time of Preheat temp(from 150 @ to 200 @ )	60-120 second
Time to be maintained above 217 2	60-150 second
Peak temperature	260 +5/-0 2
Time within 5 <sup>□</sup> of actual peak temp	30 second
Ramp-down rate	6 2 /second max.
Time from 252 to peak temp	8 minutes max




# Shanghai Chipanalog Microelectronics Co., Ltd.

# 13 Tape and Reel Information

### **REEL DIMENSIONS**




### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CA-IS3050W	SOIC	W	16	1000	330	16.4	10.90	10.70	3.20	12.00	16.00	Q1
CA-IS3050G	SOIC	G	8	1000	330	16.4	11.95	6.15	3.20	16.00	16.00	Q1
CA-IS3052W	SOIC	W	16	1000	330	16.4	10.90	10.70	3.20	12.00	16.00	Q1
CA-IS3052G	SOIC	G	8	1000	330	16.4	11.95	6.15	3.20	16.00	16.00	Q1
CA-IS3050U	DUB	U	8	800	330	24.4	10.90	9.60	4.30	16.00	24.00	Q1



### 14 Important Statement

The above information is for reference only and intended to help Chipanalog customers with design, research and development. Chipanalog reserves the rights to change the above information due to technological innovation without advance notice.

All Chipanalog products pass ex-factory test. As for specific practical applications, customers need to be responsible for evaluating and determining whether the products are applicable or not by themselves. Chipanalog's authorization for customers to use the resources are only limited to development of the related applications of the Chipanalog products. In addition to this, the resources cannot be copied or shown, and Chipanalog is not responsible for any claims, compensations, costs, losses, liabilities and the like arising from the use of the resources.

### **Trademark information**

Chipanalog Inc.® and Chipanalog® are registered trademarks of Chipanalog.



http://www.chipanalog.com