## Data International Co., Ltd.



## APPROVAL SHEET

:	
:	LCD MODULE
:	DV-24200-S1FBLY/R22
:	
:	
:	
	:

Approved	Checked	Prepared	Sheet Code:
		Ming-Chun Chen	3070010208

## **CONTENTS**

1.	SCOPE		 3
2.	PRO	DUCT SPECIFICATIONS	 3
	2.1	General	 3
	2.2	Mechanical Characteristics	 4
	2.3	Absolute Maximum Ratings	 5
	2.4	Electrical Characteristics	 5
	2.5	Absolute maximum ratings	 6
	2.6	Optical Characteristics	 6
	2.7	LED Back-light Characteristics	 9
3.	REL	IABILITY	 10
4.	OPE	RATING INSTRUCTIONS	 11
	4.1	Input signal Function	 11
	4.2	Block diagram	 11
	4.3	Timing Characteristics	 12
	4.4	Instruction Description	 13
	4.5	Instruction table	 17
	4.6	Font table	 18
5.	NOT	TES	 19
6.	OPE	RATION PRECAUTIONS	 19
7.	LCM	A DIMENSIONS	 20

#### 1. SCOPE

The DV-24200-S1FBLY/R22, dot-matrix LCD unit of a 5 x 7- dot 24-character 2-line dot-matrix LCD panel, LCD driver, controller LSI and yellow green back-light LED fabricated on a single PCB. Incorporating mask ROM-based character generator and display data RAM in the controller LSI, the unit can efficiently display the desired characters under microprocessor control.

#### 2. PRODUCT SPECIFICATIONS

#### 2.1 General

- The LCD of the unit is STN (Super Twisted Nematic) Yellow-green Transflective, Normal temperature type.
- Low power consumption with the dot-matrix LCD panel and CMOS LSI. Built-in back-light LED with high luminance and stable radiation.
- Thin, lightweight design permits easy installation in a variety of equipment.
- Allowing for being connected at general-purpose CMOS signal level, the unit can be easily interfaced to a microprocessor with common 4-bit and 8-bit parallel inputs and outputs.
- Multiplexing driving: 1/16duty, 1/4bias, 6 o' clock
- Built-in character generator ROM and RAM, and display data RAM:

Character generator ROM

225 different 5 x 7 dot-matrix character patterns (Alphanumeric and symbols)

Character generator RAM

8 different user programmed 5 x 7 dot-matrix patterns

Display data RAM

80 x 8 bits

Numerous instructions

Display clear, Cursor home, Display ON/OFF, Cursor ON/OFF, Blink character, Cursor shift, Display shift

DATA VISION 02/07/02 3 / 20

### 2.2 Mechanical Characteristics

Item	Characteristic
Number of Characters	24 × 2
Dot dimensions(mm)	$0.60 \times 0.65$
Dot spacing (mm)	0.05
Module dimensions (Horizontal × Vertical × Thickness, mm)	$118.0 \times 36.0 \times 14.7$ max.
Viewing area (Horizontal × Vertical, mm)	93.8 × 16.00
Active area (Horizontal × Vertical, mm)	88.3 × 11.5

DATA VISION 02/07/02 4 / 20

## 2.3 Absolute Maximum Ratings (Without LED back-light)

Characteristic	Symbol	Unit	Value
Power Supply Voltage(1)	V <sub>DD</sub>	V	-0.3 ~ +7.0
Power Supply Voltage(2)	V <sub>LCD</sub>	V	V <sub>DD</sub> -15.0 ~ V <sub>DD</sub> +0.3
Input Voltage	V <sub>IN</sub>	V	-0.3 ~ V <sub>DD</sub> +0.3

NOTE: Voltage greater than above may damage the circuit.

 $V_{DD} \, \geq V1 \geq V2 \geq V3 \geq V4 \geq V5$ 

## 2.4 Electrical Characteristics (Without LED back-light)

Characteristic Symbo		Condition	Min.	Тур.	Max.	Unit	
Operating Voltage	V <sub>DD</sub>	(2)	4.5		5.5	V	
Supply Current I <sub>DD</sub>		Internal oscillation or external clock. (V <sub>DD</sub> =5.0 V, fosc = 270 kHz)	•	0.35	0.6	mA	
Input Voltage (1)	V <sub>IH1</sub>		2.2	•	V <sub>DD</sub>	v	
(except OSC1)	V <sub>IL1</sub>	950	-0.3		0.6	V	
Input Voltage (2)	V <sub>IH2</sub>		V <sub>DD</sub> -1.0		V <sub>DD</sub>		
(OSC1)	V <sub>IL2</sub>	8*3	-0.2	***	1.0	٧	
Output Voltage (1)	V <sub>OH1</sub>	I <sub>OH</sub> = -0.205 mA	2.4	•	3	V	
(DB0 to DB7)	V <sub>OL1</sub>	I <sub>OL</sub> = 1.2 mA			0.4	V	
Output Voltage (2) (except DB0 to DB7)	V <sub>OH2</sub>	I <sub>O</sub> = -40 μA	0.9V <sub>DD</sub>			v	
	V <sub>OL2</sub>	I <sub>O</sub> = 40 μA	8.50	100	0.1V <sub>DD</sub>	V	
1/eller = D	Vd <sub>COM</sub>	I <sub>O</sub> = ± 0.1 mA	3-2	•	1	v	
Voltage Drop	Vd <sub>SEG</sub>		527	-	1		
Input Leakage Current	I <sub>IKG</sub>	V <sub>IN</sub> = 0 V to V <sub>DD</sub>	-1		1		
Input Low Current	I <sub>IL</sub>	V <sub>IN</sub> = 0 V, V <sub>DD</sub> = 5 V (PULL UP)	-50	-125	-250	μА	
Internal Clock (external Rf)	fosc1	Rf = 91 kΩ ± 2% (V <sub>DD</sub> = 5 V)	190	270	350	kHz	
	fosc		125	270	410	kHz	
External Clock	duty	-	45	50	55	%	
	t <sub>R,</sub> t <sub>F</sub>				0.2	μS	
LCD Driving Voltage	V <sub>LCD</sub>	V <sub>DD</sub> -V <sub>5</sub> (1/5, 1/4 Bias)	3.0		13.0	V	

DATA VISION 02/07/02 5 / 20

## 2.5 Optical Characteristics

## Absolute maximum ratings

Item	Symbol	Rating	Unit	Remarks
Storage temperature range	Tst	-20~70	°C	No condensation
Operating temperature range	Тор	-10~60	°C	No condensation
Maximum AC applied voltage	VAC	10	V	Less than 1 hour
Maximum DC applied voltage	VDC	100	V	Less than 100 hour

## 2.6 Optical Characteristics


1/16 duty, 1/4 bias

Item	Symbol	Temp.	Min.	Тур.	Max.	Unit
		0°C		4.80	5.00	
Driving voltage	Vop	25 °C		4.60	4.80	V
		50°C		4.50	4.60	
Contrast	Cr	25 °C	2	16		
Frame freq.	f			64		Hz
Viewing	$\Theta_1$	25.00	25		90	1
angle*	$\Theta_2$	25 °C		24		deg.
Response	t <sub>on</sub>	25.00		115	140	
time	$t_{ m off}$	25 °C		70	90	ms

DATA VISION 02/07/02 6 / 20


### 2.6.1 Definition of optical characteristics

\* Definition of angles  $\varphi$  and  $\theta$ 




#### \*Definition of contrast C

$$C = \frac{B1}{B2} = \frac{\text{Brightness of selected portion}}{\text{Brightness of unselected portion}}$$




DATA VISION 02/07/02 7 / 20

## \* Definition of viewing angles $\theta 1$ and $\theta 2$



Note : Optimum vision with the naked eye and viewing angle  $\boldsymbol{\theta}$  at Cmax above are not always the same.

### \* Definition of response time



Vop : Operating voltage (V) ton : Response time (rise) (ms) fFRM : Frame frequency (Hz) toff : Response time (fall) (ms)

DATA VISION 02/07/02 8 / 20

## 2.7 LED Back-light Characteristics

## 2.7.1 Absolute maximum ratings

 $Ta = 25^{\circ}C$ 

Item Symbol C		Condition	Min.	Тур.	Max.	Unit
Forward voltage	$V_{\rm f}$	If=190mA,	3.8	4.2	4.5	V
Torward voitage	<b>v</b> <sub>f</sub>	Yellow Green	5.0	4.2		V
*Luminous Intensity	$I_{ m V}$	If=190mA,	153	235	317	cd/m²
Lummous mensity	ΙV	Yellow Green	133	233	317	Cu/III
Peak Emission				573		nm
Wavelength	λΡ	Yellow Green		373		11111
Spectrum Radiation	<b>A</b> 2	If=20mA,		30		nm
Bandwidth	$\Delta\lambda$	Yellow Green		30		11111
Reverse Current	Ţ	VR=8V,			1.9	mA
Reverse Current	$I_R$	Yellow Green			1.7	111/1

Note: \* Measured at the bare LED back-light unit.

## 2.7.2 LED Maximum Operating Range

Item	Symbol	Yellow Green	Unit
Power Dissipation	$P_{\mathrm{AD}}$	1.85	W
Forward Current	${ m I_F}$	420	mA
Reverse Voltage	$V_R$	8	V

DATA VISION 02/07/02 9 / 20

#### 3. RELIABILITY

#### 3.1 Reliability

Test item	Test condition	Evaluation and assessment
Operation at high temperature and humidity	40 °C±2 °C 90% RH for 500hours	No abnormalities in functions* and appearance**
Operation at high temperature	60°C±2°C for 500 hours	No abnormalities in functions* and appearance**
Heat shock	-20± ~ +60 °C Left for 1 hour at each temperature, transition time 5 min, repeated 10times	No abnormalities in functions* and appearance**
Low temperature	-20±2 °C for 500 hours	No abnormalities in functions* and appearance**
Vibration	Sweep for 1 min at 10 Hz, 55Hz, 10Hz, amplitude 1.5mm 2 hrs each in the X,Y and Z directions	No abnormalities in functions* and appearance**
Drop shock	Dropped onto a board from a height of 10cm	No abnormalities in functions* and appearance**

<sup>\*</sup> Dissipation current, contrast and display functions

# 3.2 Liquid crystal panel service life 100,000 hours minimum at 25 °C±10 °C

### 3.3 Definition of panel service life

- Contrast becomes 30% of initial value
- Current consumption becomes three times higher than initial value
- Remarkable alignment deterioration occurs in LCD cell layer
- Unusual operation occurs in display functions

DATA VISION 02/07/02 10 / 20


<sup>\*\*</sup> Polarizing filter deterioration, other appearance defects


## 4. OPERATING INSTRUCTIONS

### 4.1 Input signal Function

NO.	Symbol	Function
1	VSS	Ground (0V)
2	VCC	Power supply for Logic circuit
3	V0	Power Supply for Driving the LCD
4	RS	Data / Instruction select
5	R/W	Read / Write select
6	Е	Enable signal
7-14	DB0-DB7	Data Bus line
15	LED A	Power supply for LED
16	LED K	Power supply for LED

## 4.2 Block diagram







DATA VISION 02/07/02 11 / 20

## 4.3 Timing Characteristics

Mode	Characteristic	Symbol	Min.	Тур.	Max.	Uni
	E Cycle Time	tc	500	-	-	
	E Rise / Fall Time	t <sub>R</sub> ,t <sub>F</sub>	1 800	2-3	20	
	E Pulse Width (High, Low)	tw	230	828	1000	
Write Mode (Refer to Fig-6)	R/W and RS Setup Time	tsu1	40		13703	ns
(reactioning o)	R/W and RS Hold Time	t <sub>H1</sub>	10	848	543	
	Data Setup Time	tsu2	80		1.00	
	Data Hold Time	t <sub>H2</sub>	10	-	-	
	E Cycle Time	tc	500		170	
	E Rise / Fall Time	t <sub>R</sub> ,t <sub>F</sub>	1940	343	20	
	E Pulse Width (High, Low)	tw	230	1 15	100	
Read Mode (Refer to Fig-7)	R/W and RS Setup Time	tsu	40	-		ns
(Nelei to Fig-7)	R/W and RS Hold Time	t <sub>H</sub>	10	•	-	220
	Data Output Delay Time	t <sub>D</sub>	(*)		120	
	Data Hold Time	t <sub>DH</sub>	5		X#35	



Write Mode Timing Diagram



Read Mode Timing Diagram

DATA VISION 02/07/02 12 / 20

#### 4.4 Instruction Description

#### INSTRUCTION DESCRIPTION

#### Outline

To overcome the speed difference between the internal clock of KS0066U and the MPU clock, KS0066U performs internal operations by storing control informations to IR or DR. The internal operation is determined according to the signal from MPU, composed of read/write and data bus (Refer to Table 7). Instructions can be divided largely into four groups:

- 1) KS0066U function set instructions (set display methods, set data length, etc.)
- 2) address set instructions to internal RAM
- 3) data transfer instructions with internal RAM
- 4) others

The address of the internal RAM is automatically increased or decreased by 1.

Note: During internal operation, Busy Flag (DB7) is read "High".

Busy Flag check must be preceded by the next instruction.

When an MPU program with checking the Busy Flag (DB7) is made, it must be necessary 1/2 fosc for executing the next instruction by the falling edge of the 'E' signal after the Busy Flag (DB7) goes to 'Low'.

#### Contents

#### 1) Clear Display

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM address to "00H" into AC (address counter).

Return cursor to the original status, namely, bring the cursor to the left edge on the first line of the display. Make the entry mode increment (I/D = "High").

#### 2) Return Home

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	-

\* "- " dont care

Return Home is cursor return home instruction.

Set DDRAM address to '00H" into the address counter.

Return cursor to its original site and return display to its original status, if shifted.

Contents of DDRAM does not change.

DATA VISION 02/07/02 13 / 20

#### 3) Entry Mode Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	SH

Set the moving direction of cursor and display.

#### I/D: Increment / decrement of DDRAM address (cursor or blink)

When I/D = "High", cursor/blink moves to right and DDRAM address is increased by 1. When I/D = "Low", cursor/blink moves to left and DDRAM address is decreased by 1. 
\* CGRAM operates the same way as DDRAM, when reading from or writing to CGRAM.

#### SH: Shift of entire display

When DDRAM read (CGRAM read/write) operation or SH = "Low", shifting of entire display is not performed. If SH = "High" and DDRAM write operation, shift of entire display is performed according to I/D value (I/D = "High", shift left, I/D = "Low", shift right).

#### 4) Display ON/OFF Control

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	С	В

Control display/cursor/blink ON/OFF 1 bit register.

#### D: Display ON/OFF control bit

When D = 'High", entire display is turned on.

When D = "Low", display is turned off, but display data remains in DDRAM.

#### C: Cursor ON/OFF control bit

When C = "High", cursor is turned on.

When C = 'Low", cursor is disappeared in current display, but I/D register preserves its data.

#### B: Cursor Blink ON/OFF control bit

When B = 'High", cursor blink is on, which performs alternately between all the 'High" data and display characters at the cursor position.

When B = 'Low", blink is off.

DATA VISION 02/07/02 14 / 20

#### 5) Cursor or Display Shift

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L	-	-

Shifting of right/left cursor position or display without writing or reading of display data.

This instruction is used to correct or search display data.(Refer to Table 6)

During 2-line mode display, cursor moves to the 2nd line after the 40th digit of the 1st line.

Note that display shift is performed simultaneously in all the lines.

When displayed data is shifted repeatedly, each line is shifted individually.

When display shift is performed, the contents of the address counter are not changed.

Table 6. Shift Patterns According to S/C and R/L Bits

S/C	R/L	Operation
0	0	Shift cursor to the left, AC is decreased by 1
0	1	Shift cursor to the right, AC is increased by 1
1	0	Shift all the display to the left, cursor moves according to the display
1	1	Shift all the display to the right, cursor moves according to the display

#### 6) Function Set

ſ	0				DB4 DL			ı	
	· ·	0	Ŭ	'	0.	•	'		

#### DL: Interface data length control bit

When DL = 'High", it means 8-bit bus mode with MPU.

When DL = 'Low", it means 4-bit bus mode with MPU. Hence, DL is a signal to select 8-bit or 4-bit bus mode.

When 4-bit bus mode, it needs to transfer 4-bit data twice.

#### N: Display line number control bit

When N = 'Low", 1-line display mode is set.

When N = 'High", 2-line display mode is set.

#### F: Display font type control bit

When F = `Low'',  $5 \times 8$  dots format display mode is set.

When F = High, 5 ×11 dots format display mode.

DATA VISION 02/07/02 15 / 20

#### 7) Set CGRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	

#### Set CGRAM address to AC.

This instruction makes CGRAM data available from MPU.

#### 8) Set DDRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

#### Set DDRAM address to AC.

This instruction makes DDRAM data available from MPU.

When 1-line display mode (N = Low), DDRAM address is from '00H" to "4FH".

In 2-line display mode (N = High), DDRAM address in the 1st line is from '00H" to '27H", and DDRAM address in the 2nd line is from '40H" to '67H".

#### 9) Read Busy Flag & Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction shows whether KS0066U is in internal operation or not.

If the resultant BF is 'High', internal operation is in progress and should wait until BF is to be Low, which by then the next instruction can be performed. In this instruction you can also read the value of the address counter.

#### 10) Write data to RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Write binary 8-bit data to DDRAM/CGRAM.

The selection of RAM from DDRAM, and CGRAM, is set by the previous address set instruction (DRAM address set, CGRAM address set).

RAM set instruction can also determine the AC direction to RAM.

After write operation, the address is automatically increased/decreased by 1, according to the entry mode.

#### 11) Read data from RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
1	1	D7	D6	D5	D4	D3	D2	D1	D0	

#### Read binary 8-bit data from DDRAM/CGRAM.

The selection of RAM is set by the previous address set instruction. If the address set instruction of RAM is not performed before this instruction, the data that has been read first is invalid, as the direction of AC is not Yet determined. If RAM data is read several times without RAM address instructions set before read operation, the correct RAM data can be obtained from the second. But the first data would be incorrect, as there is no time margin to transfer RAM data.

In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction, it also transfers RAM data to output data register.

After read operation, address counter is automatically increased/decreased by 1 according to the entry mode. After CGRAM read operation, display shift may not be executed correctly.

NOTE: In case of RAM write operation, AC is increased/decreased by 1 as in read operation.

At this time, AC indicates the next address position, but only the previous data can be read by the read instruction.

DATA VISION 02/07/02 16 / 20

## 4.5 Instruction table

	Instruction Code											Execution	
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3 DB2		DB1 DB0		Description	time (fosc= 270 kHz)	
Clear Display	0	0	0	0	0	0	0	0	0	1	Write "20H" to DDRAM and set DDRAM address to "00H" from AC	1.53 ms	
Return Home	0	0	0	0	0	0	0	0	1	:	Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.53 ms	
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	SH	Assign cursor moving direction and enable the shift of entire display.	39 μs	
Display ON/ OFF Control	0	0	0	0	0	0	1	D	С	В	Set display(D), cursor(C), and blinking of cursor(B) on/off control bit.	39 µs	
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	-		Set cursor moving and display shift control bit, and the direction, without changing of DDRAM data.	39 μs	
Function Set	0	0	0	0	1	DL	N	F	: ::	3	Set interface data length (DL: 8-bit/4-bit), numbers of display line (N: 2-line/1-line) and, display font type (F:5×11dots/5×8 dots)	39 μs	
Set CGRAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter.	39 µs	
Set DDRAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address counter.	39 μs	
Read Busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Whether during internal operation or not can be known by reading BF. The contents of address counter can also be read.	0 μs	
Write Data to RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM).	43 μs	
Read Data from RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM).	43 μs	

\* "-": don't care

DATA VISION 02/07/02 17 / 20

Upper 4bit Lower 4bit	LLLL	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	ніні	нінн	HHLL	ннгн	нннг	нннн
LLLL	CG RAM (1)										H				
LLLH	(2)														
LLHL	(3)														
LLHH	(4)									W					
LHLL	(5)														
LHLH	(6)														
LHHL	(7)														
ІННН	(8)														
HLLL	(1)														
HLLH	(2)														
HLHL	(3)														
нін	(4)														
HHLL	(5)														
ннін	(6)														
нннг	(7)														
нннн	(8)														

#### 5. NOTES

#### Safety

 If the LCD panel breaks, be careful not to get the liquid crystal in your mouth. If the liquid crystal touches your skin or clothes, wash it off immediately using soap and plenty of water.

#### **Handling**

- Avoid static electricity as this can damage the CMOS LSI.
- The LCD panel is plate glass; do not hit or crush it.
- Do not remove the panel or frame from the module.
- The polarizing plate of the display is very fragile; handle it very carefully

#### Mounting and Design

- Mount the module by using the specified mounting part and holes.
- To protect the module from external pressure, leave a small gap by placing transparent plates (e.g. acrylic or glass) on the display surface, frame, and polarizing plate
- Design the system so that no input signal is given unless the power-supply voltage is applied.
- Keep the module dry. Avoid condensation, otherwise the transparent electrodes may break.

#### **Storage**

- Store the module in a dark place where the temperature is 25 °C±10 °C and the humidity below 65% RH.
- Do not store the module near organic solvents or corrosive gases.
- Do not crush, shake, or jolt the module (including accessories).

## Cleaning

- Do not wipe the polarizing plate with a dry cloth, as it may scratch the surface.
- Wipe the module gently with soft cloth soaked with a petroleum benzine.
- Do not use ketonic solvents (ketone and acetoe) or aromatic solvents (toluene and xylene), as they may damage the polarizing plate.

#### 6. OPERATION PRECAUTIONS

Any changes that need to be made in this specification or any problems arising from it will be dealt with quickly by discussion between both companies.

DATA VISION 02/07/02 19 / 20

