

DIO82612

High Frequency Synchronous Rectifier Controller

Features

- Supports topologies such as active clamp flyback, QR, DCM, CCM flyback and LLC
- MOSFET V_{DS} sensing up to 230 V
- Maximum switching frequency: 800 kHz
- Wide V_{IN} range: 5 ~ 30 V
- Gate driver with 3 A sink and 1 A source
- Adaptive minimum off-time for increased noise immunity
- High-side or low-side rectification
- Low start up current: 100 μ A (Typ.)
- Low standby current: 300 μ A (Typ.)
- Turn-off propagation delay: 20 ns (Typ.)
- 9.5 V drive clamp for reduced driving loss
- Compact package: TSOT23-6

Applications

- AC-DC adapters
- USB type-C and PD AC adapters
- Server and telecom power supply
- AC-to-DC auxiliary power supply

Descriptions


The DIO82612 is a high frequency synchronous rectifier controller, specifically designed for standard and logic-level NMOSFET and GaN power devices with minimal external components targeting at high frequency flyback applications. The drain to source (V_{DS}) sensing control scheme allows DIO82612 to work with multiple topologies, such as ACF/QR/DCM/CCM flyback and LLC, et.

The DIO82612 offers different minimum on-times to provide additional noise immunity. Robust operation in continuous conduction mode (CCM) is further enhanced with proportional gate-drive.


Efficiency and noise immunity is enhanced with adaptive minimum off-time.

The DIO82612 has multiple features that improve efficiency. The fast comparator with short propagation delays reduces switching loss. The 9.5 V drive clamp reduces MOSFET driving losses. Multiple standby modes further decreases standby power. This chip adopts special design to achieve reliable protection for safety requirement.

Typical Application



Low-Side SR



High-Side SR

Ordering Information

Ordering Part No.	Top Marking	MSL	RoHS	T _A	Package	
DIO82612TST6	H2YW	3	Green	-40 to 85°C	TSOT23-6	Tape & Reel, 3000

Pin Assignments




Figure 1. TSOT23-6 (Top view)

Pin Description

Pin Name	Description
VCC	Analog input. This pin is both the power supply to internal circuit and the voltage to be monitored.
DRAIN	DRAIN of the MOSFET.
VIN	Power supply pin.
DRV	Gate driver pin.
VS	VS is the internal ground reference.
VSP	Power ground pin



DIO82612

High Frequency Synchronous Rectifier Controller

Absolute Maximum Ratings

Stresses beyond those listed under “Absolute Maximum Rating” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Rating	Unit
Input voltage ⁽¹⁾	VIN	-0.3 to 30	V
	DRAIN	-0.7 to 230	V
	DRAIN for $I_{DRAIN} \leq -10$ mA	-1.0 to 230	V
	DRV	-0.3 to V_{CC}	V
	VCC	12	V
Output current, peak	DRV pulsed, $t_{PULSE} \leq 4$ ms, duty cycle $\leq 1\%$	± 3	A
$R_{\theta JA}$	Junction-to-ambient thermal resistance	200	°C/W
$R_{\theta JC}$	Junction-to-case thermal resistance	100	°C/W
T_J	Junction temperature range	-40 to 125	°C
T_{STG}	Storage temperature range	-65 to 150	°C

Note:

(1) Input voltages more negative than indicated may exist on any listed pin without excess stress or damage to the device if the pin's input current magnitude is limited to less than -10 mA.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. DIOO does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Rating	Unit
VIN	Input voltage	5 to 30	V
T_J	Junction temperature	-40 to 125	°C



DIO82612

High Frequency Synchronous Rectifier Controller

Electrical Characteristics

At $V_{IN} = 12\text{ V}_{DC}$, $C_{DRV} = 0\text{ pF}$, $C_{VCC} = 2.2\text{ }\mu\text{F}$, $-40^{\circ}\text{C} \leq T_J = T_A \leq 125^{\circ}\text{C}$, all voltages are with respect to V_S , and currents are positive into and negative out of the specified terminal, unless otherwise noted. Typical values are at $T_J = 25^{\circ}\text{C}$.

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
VIN POWER section						
I _{VIN_ST}	VIN current, VCC undervoltage	VIN = 4 V, DRAIN = 0 V		100	150	μA
I _{VIN_ON}	VIN current, operation state	VIN = 12 V		0.92		mA
		VIN = 5 V		0.9		mA
I _{VIN_SB}	VIN current, standby mode	VIN = 12 V, DRAIN = 1 V		390		μA
		VIN = 5 V, DRAIN = 1 V		300		μA
VCC CONTROL section						
V _{VCC_ON}	VCC turn-on threshold	Turn-on detected by I _{VIN} rising		4.5		V
V _{VCC_OFF}	VCC turn-off threshold	Turn-off detected by I _{VIN} falling		4		V
V _{VCC_HYST}	VCC UVLO hysteresis	V _{VCC_HYST} = V _{VCC_ON} - V _{VCC_OFF}		0.5		V
DRAIN SENSING section						
V _{DRV_ON}	DRAIN threshold voltage when DRV turn on	DRAIN falling, T _J = 25°C		-240		mV
V _{DRV_OFF}	DRAIN threshold voltage when DRV turn off	DRAIN rising, -40°C ≤ T _J ≤ 125°C		-10		mV
t _{d_DRV_ON}	DRV turn-on propagation delay	DRAIN transitions from 4.7 V to -0.4 V, T _J = 25°C		60		ns
t _{d_DRV_OFF}	DRV turn-off propagation delay	DRAIN moves from -0.3 V to 4.7 V in 5 ns		20		ns
DRIVER section						
R _{SOURCE}	DRV pull-up resistance	I _{DRV} = -20 mA		6	12	Ω
R _{SINK}	DRV pull-down resistance	I _{DRV} = 100 mA		0.7	1.4	Ω
V _{DRV_CLP}	DRV clamp level	V _{IN} > V _{OUT} + V _{DO(IN-OUT)}		9.5		V
V _{DRV_L}	DRV output low voltage	I _{DRV} = 100 mA, VIN = 12 V		60	150	mV
I _{SOURCE}	Gate driver maximum source current			1		A
I _{SINK}	Gate driver maximum sink current			3		A
VCC SUPPLY section						
V _{VCC}	VCC pin regulation level	I _{LOAD_VCC} = 0 mA		9.5		V
V _{VCC_REG}	Load regulation on VCC	I _{LOAD_VCC} = 0 mA to 10 mA			0.1	V
I _{VCC_SHORT}	VCC short-circuit current	V _{VCC} = 0 V		5	15	mA
I _{VCC_LMT}	VCC current limit	V _{VCC} = 8.5 V		40	60	mA



DIO82612

High Frequency Synchronous Rectifier Controller

PWM section

t _{ON_MIN}	Minimum SR conduction time		360	520	670	ns
t _{OFF_MIN}	Minimum SR off-time		260	380	490	ns
t _{OFF_MAX}	Maximum SR off-blanking time			3.8		μs

GATE DRIVER section

t _{RISE_DRV}	DRV rise time	10% to 90%, C _{DRV} = 4.7 nF		30		ns
t _{FALL_DRV}	DRV fall time	90% to 10%, C _{DRV} = 4.7 nF		15		ns


STANDBY section

t _{DET_SB}	Standby mode detection time			4.5		ms
f _{TRIG_SB}	Average frequency entering standby mode			9		kHz
f _{HYS_SB}	Average frequency hysteresis for standby mode		2	3	4	kHz


Note:

(1) Specifications subject to change without notice.

Function Diagram



Typical System Application



Operation


The DIO82612 is an intelligent synchronous rectifier (SR) controller, which uses drain-to-source voltage sensing to drive the SR MOSFET. The SR MOSFET is turned on when V_{DS} exceeds turn-on threshold V_{DRV_ON} , and is turned off when V_{DS} falls below V_{DRV_OFF} . The DIO82612 supports operation in DCM/CCM/QR/ACF/LLC topology. Fixed minimum on-time allows the controller to operate up to 800 kHz switching frequency. The adaptive minimum off-time control simplifies the design, making the controller suitable for a wide range of applications and switching frequencies, with good immunity to noise caused by parasitic ringing. To minimize the standby power, automatic light-load mode disables the DRV pulses when the average switching frequency of the converter becomes lower than 9 kHz. The wide VIN range and gate driver clamp make the controller ideal for wide output voltage range applications such as USB Power Delivery adapters.

Feature Description

Power management

The DIO82612 SR controller is powered from VCC pin through the internal linear regulator between VIN pin and VCC pin. This configuration allows optimal design of the gate driver stage to achieve fast driving speed, low driving loss and higher noise immunity.

In low-side SR configuration, the DIO82612 is powered from the output voltage directly.




Low-Side SR

During start up, the output voltage rises from zero. With the rising of output voltage, the internal linear regulator operates in a pass-through mode, and the VCC pin voltage rises together with the output voltage. The UVLO function of DIO82612 monitors the voltage on the VCC pin instead of the VIN pin. Before VCC pin voltage rises above UVLO on threshold V_{VCC_ON} , DIO82612 consumes the minimum current I_{VIN_START} . Once the VCC voltage rises above V_{VCC_ON} , the device starts to consume the full operating current and controls the switching of the SR MOSFET.

When VIN voltage is above 9.5 V, the internal linear regulator operates in regulator mode. The VCC pin is well regulated at 9.5 V. It is required to have a sufficient bypass capacitor on the VCC pin to ensure stable operation of the linear regulator. A 2.2 μ F bypass capacitor is recommended.

When VIN voltage is below 9.5 V, the internal linear regulator operates in pass-through mode. Depending on the

load current, the regulator has a voltage drop of 200 mV. The DIO82612 continues to operate during this mode until the VCC pin voltage drops below $V_{VCC\ OFF}$.



High-Side SR

The same biasing method can also maintain the SR controller operation in high-side SR configuration.

Synchronous rectifier control

The DIO82612 SR controller determines the conduction time of the SR-MOSFET by comparing the drain-to-source voltage (V_{DS}) of the MOSFET against a turn-on threshold and a turn-off threshold. The DRV output is driven high when V_{DS} of the MOSFET falls below $V_{TH_DRV_ON}$ and is driven low when V_{DS} rises above $V_{TH_DRV_OFF}$. Since when SR is conducting, its voltage V_{DS} is negative, more negative voltage drop means higher SR current.

Adaptive blanking time

In power converters, the sensed the voltage across the SR is often noisy which caused by the parasitic ringing. This parasitic ringing is usually associated with the SR and the primary-side switch turning on and off. Blanking time is used to deal with the parasitic ringing to prevent SR false turn on and off.

Gate voltage clamping

With the wide VIN voltage range capability, DIO82612 clamps the gate driver voltage to a maximum level of 9.5 V to allow fast driving speed, low driving loss and compatibility with different MOSFETs. The 9.5 V level is chosen to minimize the conduction loss for the non-logic level MOSFETs.

The gate driver voltage clamp is achieved through the regulated VCC pin voltage. When VIN voltage is above 9.5 V, the linear regulator regulates the VCC pin voltage to be 9.5 V, which is also the power supply of the gate driver stage. This way, the MOSFET gate is clamped at 9.5 V, regardless of how high the VIN voltage is. When the VIN voltage is close to or below the programmed VCC pin regulation voltage, DIO82612 can no longer regulate the VCC pin voltage. Instead, it enters a pass-through mode where the VCC pin voltage follows the VIN pin voltage with slight voltage drop out. During this time, the gate driver voltage is lower than its programmed value but still provides SR driving capability. The DIO82612 is disabled once the VCC pin voltage drops below its UVLO level.



DIO82612

Standby mode

With more stringent efficiency standards such as department of energy(DoE) level VI, external power supplies are expected to maintain ultra-low standby power at no-load conditions. So it is essential for the SR controller to enter the low-power standby mode.

During standby mode, the power converter loss allocation is quite different compared to heavy load. At heavier load, both conduction loss and switching loss are quite high. However, at light load, the conduction loss becomes insignificant and switching loss dominates. To help improve standby power, modern power supply controllers often enter burst mode to save switching loss. Furthermore, in each burst switching cycle, the energy delivered is maximized to minimize the number of switching cycles needed and further reduce the switching loss.

Instead, in DIO82612, a frequency based standby mode detection is used. DIO82612 continuously monitors the average switching frequency of the SR. Once the average switching frequency of the SR controller drops below 9 kHz, the DIO82612 enters standby mode and reduces its current consumption to I_{VIN_SB} . During standby mode, the DRV pin is kept low while the SR switching cycle is continuously monitored. Once the average switching frequency is more than 12 kHz over a 4.5 ms window, the SR operation is enabled again. DIO82612 ignores the first six SR switching cycles after coming out of standby mode to make sure the SR isn't turned on in the middle of the switching cycle.

Different operation Modes

UVLO mode

DIO82612 uses the VCC pin voltage to detect UVLO instead of the VIN pin voltage. When the VCC voltage to the device has not yet reached the V_{VCC_ON} threshold, or has fallen below the UVLO threshold V_{VCC_OFF} , the device operates in the low-power UVLO mode. In this mode, most internal functions are disabled and VIN current is I_{VIN_ST} , typically less than 100 μA . If the VCC pin is above 2 V, there is an active pull-down from DRV to VS to prevent SR turn-on due to noise. When the VCC pin voltage is less than 2 V, there is a weak pull down from DRV to VS and this also helps prevent false turn on of the SR MOSFET. The device exits UVLO mode when VCC increases above the V_{VCC_ON} threshold.




Standby mode

Standby mode is a low-power operating mode to help achieve low standby power for the entire power supply. DIO82612 detects the operating frequency of the SR MOSFET and enters or exits standby mode operation automatically. VCC current reduces to I_{VIN_SB} level. During standby mode, the majority of the SR control functions are disabled, except the switching frequency monitoring, VCC monitoring and the active pull-down on the gate driver.

Hi mode

Hi mode is the normal operating mode of the controller when not in UVLO mode or standby mode. In this mode, VCC current is higher because all internal control and timing functions are operating. VCC current is the sum of I_{VIN_ON} plus the average current necessary to drive the load on the DRV output. The DRV voltage is automatically adjusted based on the SR MOSFET drain to source voltage according to the proportional gate drive operation in Hi mode.

Physical Dimensions: TSOT23-6



Common Dimensions (Units of measure = Millimeter)			
Symbol	Min	Nom	Max
A	-	-	0.90
A1	0	-	0.15
A2	0.65	0.75	0.85
A3	0.35	0.40	0.45
b	0.36	-	0.50
b1	0.36	0.38	0.45
c	0.14	-	0.20
c1	0.14	0.15	0.16
D	2.85	2.95	3.05
E	2.60	2.80	3.00
E1	1.60	1.65	1.70
e	0.90	0.95	1.00
e1	1.80	1.90	2.00
L	0.30	0.45	0.60
L1	0.575 REF		
L2	0.25 BSC		
R	-	-	0.25
R1	-	-	0.25
θ	0°	-	8°
θ1	3°	5°	7°
θ2	10°	12°	14°



DIO82612

High Frequency Synchronous Rectifier Controller

CONTACT US

Dioo is a professional design and sales corporation for high-quality and performance analog semiconductors. The company focuses on industry markets, such as, cell phone, handheld products, laptop, and medical equipment and so on. Dioo's product families include analog signal processing and amplifying, LED drivers and charger IC. Go to <http://www.dioo.com> for a complete list of Dioo product families.

For additional product information or full datasheet, please contact with our sales department or representatives.