Hex Buffer With Open-Drain Outputs

1. Description

The 74LVC07 provides six non-inverting buffers. The outputs are open-drain and can be connected to other open-drain outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions. Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of these devices as translators in mixed 3.3V and 5V applications.

2. Features

- 5V tolerant inputs and outputs (open-drain) for interfacing with 5V logic
- Wide supply voltage range from 1.2V to 5.5V
- CMOS low power consumption
- Direct interface with TTL levels
- Inputs accept voltages up to 5V
- Specified from -40℃ to +105℃
- Packaging information: DIP14/SOIC14/TSSOP14

3. Ordering Information

Type Number	Package Type	Packing	Notes
74LVC07AN	DIP-14	Tube	
74LVC07AD	SOIC-14	Tape & Reel	
74LVC07APW	TSSOP-14	Tape & Reel	

Note: If the physical information is inconsistent with the ordering information, please refer to the actual product.

4. Pin Configurations



Pin Description

Pin No.	Pin Name	Description
1	1A	data input
2	1Y	data output
3	2A	data input
4	2Y	data output
5	3A	data input
6	3Y	data output
7	GND	ground (0V)
8	4Y	data output
9	4A	data input
10	5Y	data output
11	5A	data input
12	6Y	data output
13	6A	data input
14	V_{CC}	supply voltage

Function Table

Input	Output
nA	nY
L	L
H	Z

Note: H=HIGH voltage level; L=LOW voltage level; Z=high-impedance OFF-state.

5. Block Diagram

Block Diagram



Fig. 1. Logic symbol



Fig. 2. IEC logic symbol



Fig. 3. Logic diagram for one gate

6. Electrical Parameter

Absolute Maximum Ratings

(Voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions		Min.	Max.	Unit
supply voltage	V_{CC}	-		-0.5	+6.5	V
input clamping current	I_{IK}	V_I<0V		-50	-	mA
input voltage	V_I	-		-0.5	+6.5	V
output clamping current	I_{OK}	V_O<0V		-50	-	mA
output voltage	V_O	active mode		-0.5	+6.5	V
		high-impedance mode		-0.5	+6.5	V
output current	I_O	V_O=0V to V_{CC}		-	50	mA
supply current	I_{CC}	-		-	100	mA
ground current	I_{GND}	-		-100	-	mA
total power dissipation	P_{tot}	-		-	500	mW
storage temperature	T_{stg}	-		-65	+150	˚C
Soldering temperature	T_L	10s	DIP	245		˚C
			SOIC	250		

Note:

1 For DIP14 packages: above 70˚C the value of P_{tot} derates linearly with 12mW/K.

2 For SOIC14 packages: above 70˚C the value of P_{tot} derates linearly with 8mW/K.

3 For TSSOP14 packages: above 60˚C the value of P_{tot} derates linearly with 5.5mW/K.

Recommended Operating Conditions

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
supply voltage	V_{CC}	-	1.65	-	5.5	V
		functional	1.2	-	-	V
input voltage	V_I	-	0	-	5.5	V
output voltage	V_O	active mode	0	-	^VCC	V
		high-impedance mode	0	-	5.5	V
ambient temperature	T_{amb}	-	-40	-	+105	˚C
input transition rise and fall rate	Δt/ΔV	V_{CC}=1.65V to 2.7V	0	-	20	ns/V
		V_{CC}=2.7V to 3.6V	0	-	10	ns/V

7. Electrical Characteristics

DC Characteristics 1

(T_{amb}=-40˚C to +85˚C, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions		Min.	Typ.	Max.	Unit
HIGH-level input voltage	V_{IH}	V_{CC}=1.2V		1.08	-	-	V
		V_{CC}=1.65V to 1.95V		0.65×V_{CC}	-	-	V
		V_{CC}=2.3V to 2.7V		1.7	-	-	V
		V_{CC}=2.7V to 3.6V		2.0	-	-	V
		V_{CC}=4.5V to 5.5V		0.7×V_{CC}	-	-	V
LOW-level input voltage	V_{IL}	V_{CC}=1.2V		-	-	0.12	V
		V_{CC}=1.65V to 1.95V		-	-	0.35×V_{CC}	V
		V_{CC}=2.3V to 2.7V		-	-	0.7	V
		V_{CC}=2.7V to 3.6V		-	-	0.8	V
		V_{CC}=4.5V to 5.5V		-	-	0.30×V_{CC}	V
LOW-level output voltage	V_{OL}	V_I=V_{IH} or V_{IL}	I_O=100uA; V_{CC}=1.65V to 5.5V	-	-	0.20	V
			I_O=4mA; V_{CC}=1.65V	-	-	0.45	V
			I_O=8mA; V_{CC}=2.3V	-	-	0.3	V
			I_O=12mA; V_{CC}=2.7V	-	-	0.4	V
			I_O=24mA; V_{CC}=3.0V	-	-	0.55	V
			I_O=32mA; V_{CC}=4.5V	-	-	0.55	V
input leakage current	I_I	V_I=5.5V or GND; V_{CC}=1.65V to 5.5V		-	±0.1	±5	uA
OFF-state output current	I_{OZ}	V_I=V_{IH}; V_O=5.5V or GND; V_{CC}=1.65V to 5.5V			±0.1	±10	uA
power-off leakage current	I_{OFF}	V_I or V_O=5.5V; V_{CC}=0V		-	±0.1	±10	uA

supply current	I_{CC}	V_I=V_{CC} or GND; I_O=0A; V_{CC}=5.5V	-	0.1	10	uA
additional supply current	ΔI_{CC}	per input pin; V_I=V_{CC}-0.6V; I_O=0A; V_{CC}=2.7V to 5.5V	-	5	500	uA
input capacitance	C_I	V_{CC}=0V to 5.5V; V_I= GND to V_{CC}	-	5.0	-	pF

Note: All typical values are measured at V_{CC}=3.3V (unless stated otherwise) and T_{amb}=25°C.

DC Characteristics 2

(T_{amb}=-40°C to +105°C, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions		Min.	Typ.	Max.	Unit
HIGH-level input voltage	V_{IH}	V_{CC}=1.2V		1.08	-	-	V
		V_{CC}=1.65V to 1.95V		0.65×V_{CC}	-	-	V
		V_{CC}=2.3V to 2.7V		1.7	-	-	V
		V_{CC}=2.7V to 3.6V		2.0	-	-	V
		V_{CC}=4.5V to 5.5V		0.7×V_{CC}	-	-	V
LOW-level input voltage	V_{IL}	V_{CC}=1.2V		-	-	0.12	V
		V_{CC}=1.65V to 1.95V		-	-	0.35×V_{CC}	V
		V_{CC}=2.3V to 2.7V		-	-	0.7	V
		V_{CC}=2.7V to 3.6V		-	-	0.8	V
		V_{CC}=4.5V to 5.5V		-	-	0.30×V_{CC}	V
LOW-level output voltage	V_{OL}	V_I=V_{IH} or V_{IL}	I_O=100uA; V_{CC}=1.65V to 5.5V	-	-	0.30	V
			I_O=4mA; V_{CC}=1.65V	-	-	0.6	V
			I_O=8mA; V_{CC}=2.3V	-	-	0.75	V
			I_O=12mA; V_{CC}=2.7V	-	-	0.6	V
			I_O=24mA; V_{CC}=3.0V	-	-	0.8	V
			I_O=32mA; V_{CC}=4.5V	-	-	0.8	V
input leakage current	I_I	V_I=5.5V or GND; V_{CC}=1.65V to 5.5V		-	-	±20	uA
OFF-state output current	I_{OZ}	V_I=V_{IH}; V_O=5.5V or GND; V_{CC}=1.65V to 5.5V		-	-	±20	uA
power-off leakage current	I_{OFF}	V_I or V_O=5.5V; V_{CC}=0V		-	-	±20	uA
supply current	I_{CC}	V_I=V_{CC} or GND; I_O=0A; V_{CC}=5.5V		-	-	40	uA
additional supply current	ΔI_{CC}	per input pin; V_I=V_{CC}-0.6V; I_O=0A; V_{CC}=2.7V to 5.5V		-	-	5000	uA

Note: All typical values are measured at V_{CC}=3.3V (unless stated otherwise) and T_{amb}=25°C.

AC Characteristics 1

(T_{amb}=-40°C to +85°C, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions		Min.	Typ.	Max.	Unit
nA to nY OFF-state to LOW propagation delay	t_{PZL}	see Figure 5	V_{CC}=1.2V	-	8.0	-	ns
			V_{CC}=1.65V to 1.95V	0.5	1.7	5.5	ns
			V_{CC}=2.3V to 2.7V	0.5	1.2	2.8	ns
			V_{CC}=2.7V	0.5	1.8	3.3	ns
			V_{CC}=3.0V to 3.6V	0.5	1.2	3.6	ns
			V_{CC}=4.5V to 5.5V	0.5	1.6	2.6	ns
nA to nY LOW to OFF-state propagation delay	t_{PLZ}	see Figure 5	V_{CC}=1.2V	-	10	-	ns
			V_{CC}=1.65V to 1.95V	0.5	3.0	5.5	ns
			V_{CC}=2.3V to 2.7V	0.5	1.7	2.8	ns
			V_{CC}=2.7V	0.5	2.1	3.3	ns
			V_{CC}=3.0V to 3.6V	0.5	2.5	3.6	ns
			V_{CC}=4.5V to 5.5V	0.5	1.6	2.6	ns
Power dissipation capacitance	C_{PD}	per buffer; V_I= GND to V_{CC}	V_{CC}=1.65V to 1.95V	-	6.5	-	pF
			V_{CC}=2.3V to 2.7V	-	6.9	-	pF
			V_{CC}=3.0V to 3.6V	-	7.2	-	pF

Note:

Typical values are measured at T_{amb}=25°C and V_{CC}=1.2V, 1.8V, 2.5V, 2.7V, 3.3V and 5.0V respectively.

C_{PD} is used to determine the dynamic power dissipation (P_D in uW).

$P_D=(C_{PD}\times V_{CC}^2\times f_i\times N)+\sum(C_L\times V_{CC}^2\times f_o)$ where:

f_i=input frequency in MHz;

f_o=output frequency in MHz;

C_L=output load capacitance in pF;

V_{CC}=supply voltage in V;

N=number of inputs switching;

$\sum(C_L\times V_{CC}^2\times f_o)$=sum of outputs.

AC Characteristics 2

(T_{amb}=-40°C to +105°C, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions		Min.	Typ.	Max.	Unit
nA to nY OFF-state to LOW propagation delay	t_{PZL}	see Figure 5	V_{CC}=1.65V to 1.95V	0.5	-	6.5	ns
			V_{CC}=2.3V to 2.7V	0.5	-	3.5	ns
			V_{CC}=2.7V	0.5	-	4.5	ns
			V_{CC}=3.0V to 3.6V	0.5	-	4.5	ns
			V_{CC}=4.5V to 5.5V	0.5	-	3.5	ns
nA to nY LOW to OFF-state propagation delay	t_{PLZ}	see Figure 5	V_{CC}=1.65V to 1.95V	0.5	-	6.5	ns
			V_{CC}=2.3V to 2.7V	0.5	-	3.5	ns
			V_{CC}=2.7V	0.5	-	4.5	ns
			V_{CC}=3.0V to 3.6V	0.5	-	4.5	ns
			V_{CC}=4.5V to 5.5V	0.5	-	3.5	ns

Note: [1] Typical values are measured at T_{amb}=25°C and V_{CC}=1.2V, 1.8V, 2.5V, 2.7V, 3.3V and 5.0V respectively.

8. Testing Circuit

AC Testing Circuit



Fig. 4. Load circuitry for switching times

Definitions for test circuit:

R_L=Load resistance.

C_L=Load capacitance including jig and probe capacitance.

R_T=Termination resistance should be equal to the output impedance Z_o of the pulse generator.

V_{EXT}=External voltage for measuring switching times.

AC Testing Waveforms



Fig. 5. The input (nA) to output (nY) propagation delays

Measurement Points

Supply voltage V_{CC}	Input V_M	Output V_X
< 2.7V	0.5×V_{CC}	V_{OL}+0.15V
≥2.7V to 3.6V	1.5V	V_{OL}+0.3V
≥4.5V to 5.5V	0.5×V_{CC}	V_{OL}+0.3V

Test Data

Supply voltage	Input		Load		V_{EXT}		
V_{CC}	V_I	t_r, t_f	C_L	R_L	t_{PLH}, t_{PHL}	t_{PLZ}, t_{PZL}	t_{PHZ}, t_{PZH}
1.2V	V_{CC}	≤ 2.0ns	30pF	1kΩ	open	2×V_{CC}	GND
1.65V to 1.95V	V_{CC}	≤ 2.0ns	30pF	1kΩ	open	2×V_{CC}	GND
2.3V to 2.7V	V_{CC}	≤ 2.0ns	30pF	500Ω	open	2×V_{CC}	GND
2.7V	2.7V	≤ 2.5ns	50pF	500Ω	open	2×V_{CC}	GND
3.0V to 3.6V	2.7V	≤ 2.5ns	50pF	500Ω	open	2×V_{CC}	GND
4.5V to 5.5V	V_{CC}	≤ 2.5ns	50pF	500Ω	open	2×V_{CC}	GND

9. Package Outlines

DIP-14



SOIC-14



SOIC-14		
Dim	**Min**	**Max**
A	1.47	1.73
A1	0.10	0.25
A2	1.45 Typ	
B	0.33	0.51
D	8.53	8.74
E	3.80	3.99
e	1.27 Typ	
H	5.80	6.20
L	0.38	1.27
θ	0°	8°
All Dimensions in mm		

TSSOP-14



TSSOP-14		
Dim	**Min**	**Max**
a1	7° (4X)	
a2	0°	8°
A	4.9	5.10
B	4.30	4.50
C	-	1.2
D	0.8	1.05
F	1.00 Typ	
F1	0.45	0.75
G	0.65 Typ	
K	0.19	0.30
L	6.40 Typ	
All Dimensions in mm		

10. Disclaimers

Limited warranty and liability

Information in this document is believed to be accurate and reliable. However, Fulihao does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application.

Suitability for use

Fulihao products are designed for specific applications and should not be used for any purpose (including, without limitation, automotive, aerospace, medical, life-saving applications, or any other application which requires especially high reliability for the prevention of such defect as may directly cause damage to the third party's life, body or property) not expressly set forth in applicable Fulihao product documentation.

Right to make changes

Fulihao reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. Fulihao takes no responsibility for the content in this document if provided by an information source outside of Fulihao. This document supersedes and replaces all information supplied prior to the publication hereof.