

## ADuM16XN High-Speed Six-Channel Digital Isolators

### 1. Features

- **Robust Galvanic Isolation of Digital Signals**
  - High lifetime: >40 years
  - Up to 5000 V<sub>RMS</sub> isolation rating (narrow body packages) and up to 5000 V<sub>RMS</sub> isolation rating (wide body packages)
  - ±150 kV/μs typical CMTI
  - Wide operating temperature range: -40°C to 125°C
  - Schmitt trigger inputs
- **Interfaces Directly with Most MCUs and FPGAs**
  - Data rate: DC to 150Mbps
  - Accepts 2.5V to 5.5V supplies
  - Default output *High* (ADuM16XN1) and *Low* (ADuM16X0) Options
- **Low Power Consumption**
  - 1.5mA per channel at 1Mbps with V<sub>DD</sub> = 5.0V
  - 6.6mA per channel at 100Mbps with V<sub>DD</sub> = 5.0V
- **Best in class propagation delay and skew**
  - 12ns typical propagation delay
  - 1ns pulse width distortion
  - 2ns propagation delay skew (chip -to-chip)
  - 5ns minimum pulse width
- **No Start-Up Initialization Required**
- **Package Options**
  - Narrow-body SOIC16-NB(N) package
  - Wide-body SOIC16-WB(W) package
- **Safety Regulatory Approvals**
  - VDE 0884-11 isolation certification
  - UL According to UL1577
  - IEC 62368-1, IEC 61010-1, GB 4943.1-2011 and GB 8898-2011 certifications

### 2. Applications

- Industrial Automation
- Motor Control
- Medical Systems
- Isolated Power Supplies
- Solar Inverters
- Isolated ADC,DAC

### 3. General Description


The ADuM16XN devices are high-performance six-channel, unidirectional digital isolators with up to 3.75kV<sub>RMS</sub> (narrow-body package) or 5kV<sub>RMS</sub> (wide-body package) isolation rating and ultra-fast data rate. The ADuM16XN devices offer high electromagnetic immunity and low emissions at low power consumption while isolating different ground domains and block high-voltage/high-current transients from sensitive or human interface circuitry. Each isolation channel has a logic input and output buffer separated by capacitive silicon dioxide (SiO<sub>2</sub>) insulation barrier, the integrated Schmitt trigger on each input provide excellent noise immunity.

The ADuM16XN family offers all possible unidirectional channel configurations to accommodate any 6-channel design digital I/O applications, especial for the multiple SPI devices isolation. The ADuM160N features six channels transferring digital signals in one direction; The ADuM161N device has five forward and one reverse-direction channels; The ADuM162N device offers four forward and two reverse-direction channels isolation; The ADuM163N provides further design flexibility with three channels in each direction. All devices of this family features default outputs. When the input is either not powered or is open-circuit, the default output is low for devices with suffix L and high for devices with suffix H, see the *Ordering Information* for suffixes associated with each option.

The ADuM16XN series devices are specified over the -40°C to +125°C operating temperature range and are available in 16-pin SOIC narrow body package and 16-pin SOIC wide body package.

**Device information**

Part number	Package	Package size (NOM)
ADuM160N ADuM161N	SOIC16-NB (N)	9.90 mm × 3.90 mm
ADuM162N ADuM163N	SOIC16-WB(W)	10.30 mm × 7.50 mm



## 4. Ordering Information

**Table 4-1. Ordering Information**

Part Number	Number of Inputs A Side	Number of Inputs B Side	Default Output	Isolation Rating (kV)	Output Enable	Package
ADuM160N0BRZ	6	0	Low	3.75	No	SOIC16-NB
ADuM160NW0BRZ	6	0	Low	5.0	No	SOIC16-WB
ADuM160N1BRZ	6	0	High	3.75	No	SOIC16-NB
ADuM160NW1BRZ	6	0	High	5.0	No	SOIC16-WB
ADuM161N0BRZ	5	1	Low	3.75	No	SOIC16-NB
ADuM161NW0BRZ	5	1	Low	5.0	No	SOIC16-WB
ADuM161N1BRZ	5	1	High	3.75	No	SOIC16-NB
ADuM161NW1BRZ	5	1	High	5.0	No	SOIC16-WB
ADuM162N0BRZ	4	2	Low	3.75	No	SOIC16-NB
ADuM162NW0BRZ	4	2	Low	5.0	No	SOIC16-WB
ADuM162N1BRZ	4	2	High	3.75	No	SOIC16-NB
ADuM162NW1BRZ	4	2	High	5.0	No	SOIC16-WB
ADuM163N0BRZ	3	3	Low	3.75	No	SOIC16-NB
ADuM163NW0BRZ	3	3	Low	5.0	No	SOIC16-WB
ADuM163N1BRZ	3	3	High	3.75	No	SOIC16-NB
ADuM163NW1BRZ	3	3	High	5.0	No	SOIC16-WB

## 6. Pin Configuration and Description




Figure 6-1. ADuM16XN pin configuration

Table 6-1. ADuM16XN pin description

16-SOIC Pin#				Name	Type	Description
ADum -160N	ADum -161N	ADum -162N	ADum -163N			
1	1	1	1	VDDA	Supply	Power supply for side A.
2	2	2	2	VI1	Digital I/O	Digital input 1 on side A, corresponds to logic output 1 on side B.
3	3	3	3	VI2	Digital I/O	Digital input 2 on side A, corresponds to logic output 2 on side B.
4	4	4	4	VI3	Digital I/O	Digital input 3 on side A, corresponds to logic output 3 on side B.
5	5	5	12	VI4	Digital I/O	Digital input 4 on side A/B, corresponds to logic output 4 on side B/A.
6	6	11	11	VI5	Digital I/O	Digital input 5 on side A/B, corresponds to logic output 5 on side B/A.
7	10	10	10	VI6	Digital I/O	Digital input 6 on side A/B, corresponds to logic output 6 on side B/A.
8	8	8	8	GNDA	Ground	Ground reference for side A.
9	9	9	9	GNDB	Ground	Ground reference for side B.
10	7	7	7	VO6	Digital I/O	Digital output 6 on side B/A, VO6 is the logic output for the VI6 input on side A/B.
11	11	6	6	VO5	Digital I/O	Digital output 5 on side B/A, VO5 is the logic output for the VI5 input on side A/B.
12	12	12	5	VO4	Digital I/O	Digital output 4 on side B/A, VO4 is the logic output for the VI4 input on side A/B.
13	13	13	13	VO3	Digital I/O	Digital output 3 on side B, VO3 is the logic output for the VI3 input on side A.
14	14	14	14	VO2	Digital I/O	Digital output 2 on side B, VO2 is the logic output for the VI2 input on side A.
15	15	15	15	VO1	Digital I/O	Digital output 1 on side B, VO1 is the logic output for the VI1 input on side A.
16	16	16	16	VDDB	Supply	Power supply for side B.

## 7. Specifications

### 7.1. Absolute Maximum Ratings<sup>1</sup>

Parameters		Minimum value	Maximum value	Unit
$V_{DDA}, V_{DDB}$	Power supply voltage <sup>2</sup>	-0.5	7.0	V
$V_{IN}$	Voltage at $V_{Ix}, VO_x, EN_x$	-0.5	$V_{DD} + 0.5^3$	V
$I_O$	Output current	-20	20	mA
$T_J$	Junction temperature		150	°C
$T_{STG}$	Storage temperature range	-65	150	°C

**Notes:**

- The stresses listed under “Absolute Maximum Ratings” are stress ratings only, not for functional operation condition. Exposure to absolute maximum rating conditions for extended periods may cause permanent damage to the device.
- All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GNDA or GNDB) and are peak voltage values.
- Maximum voltage must not be exceed 7 V.

### 7.2. ESD Ratings

		Numerical value	Unit
$V_{ESD}$ Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>1</sup>	±6000	V
	Charged device model (CDM), per JEDEC Specification JESD22-C101, all pins <sup>2</sup>	±2000	

**Notes:**

- Per JEDEC document JEP155, 500V HBM allows safe manufacturing of standard ESD control process.
- Per JEDEC document JEP157, 250V HBM allows safe manufacturing of standard ESD control process.

### 7.3. Recommended Operating Conditions

PARAMETER		MIN	TYPE	MAX	UNIT
$V_{DDA}, V_{DDB}$	Supply voltage on side A, B	2.375	3.30	5.50	V
$V_{DD(UVLO+)}$	$V_{DD}$ Under-voltage-Lockout Threshold When Supply Voltage is Rising	1.95	2.24	2.375	V
$V_{DD(UVLO-)}$	$V_{DD}$ Under-voltage-Lockout Threshold When Supply Voltage is Falling	1.88	2.10	2.325	V
$V_{HYS(UVLO)}$	$V_{DD}$ Under-voltage-Lockout Threshold Hysteresis	70	140	250	mV
$I_{OH}$	High-level Output Current	$V_{DDO}^1 = 5V$	-4		mA
		$V_{DDO} = 3.3V$	-2		
		$V_{DDO} = 2.5V$	-1		
$I_{OL}$	Low-level Output Current	$V_{DDO} = 5V$		4	mA
		$V_{DDO} = 3.3V$		2	
		$V_{DDO} = 2.5V$		1	
$V_{IH}$	High-level Input Voltage	2.0			V
$V_{IL}$	Low-level Input Voltage			0.8	V
DR	Data Rate	0		150	Mbps
$T_A$	Ambient Temperature	-40	27	125	°C

**Note:**

- $V_{DDO}$  = Output-side supply  $V_{DD}$ .

### 7.4. Thermal Information

Thermal Metric	ADuM16XN		Unit	
	SOIC16-NB(N)	SOIC16-WB(W)		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	96.2	83.4	°C/W

## 7.5. Power Rating

Parameters		Test conditions	MIN	TYPE	MAX	Unit
<b>ADuM160N</b>						
$P_D$	Maximum Power Dissipation	$V_{DDA} = V_{DDB} = 5.5\text{ V}$ , $C_L = 15\text{ pF}$ , $T_J = 150^\circ\text{C}$ , Input a 75-MHz 50% duty cycle square wave.			494	mW
$P_{DA}$	Maximum Power Dissipation on Side-A				49	mW
$P_{DB}$	Maximum Power Dissipation on Side-B				445	mW
<b>ADuM161N</b>						
$P_D$	Maximum Power Dissipation	$V_{DDA} = V_{DDB} = 5.5\text{ V}$ , $C_L = 15\text{ pF}$ , $T_J = 150^\circ\text{C}$ , Input a 75-MHz 50% duty cycle square wave.			494	mW
$P_{DA}$	Maximum Power Dissipation on Side-A				113	mW
$P_{DB}$	Maximum Power Dissipation on Side-B				381	mW
<b>ADuM162N</b>						
$P_D$	Maximum Power Dissipation	$V_{DDA} = V_{DDB} = 5.5\text{ V}$ , $C_L = 15\text{ pF}$ , $T_J = 150^\circ\text{C}$ , Input a 75-MHz 50% duty cycle square wave.			494	mW
$P_{DA}$	Maximum Power Dissipation on Side-A				180	mW
$P_{DB}$	Maximum Power Dissipation on Side-B				314	mW
<b>ADuM163N</b>						
$P_D$	Maximum Power Dissipation	$V_{DDA} = V_{DDB} = 5.5\text{ V}$ , $C_L = 15\text{ pF}$ , $T_J = 150^\circ\text{C}$ , Input a 75-MHz 50% duty cycle square wave.			494	mW
$P_{DA}$	Maximum Power Dissipation on Side-A				247	mW
$P_{DB}$	Maximum Power Dissipation on Side-B				247	mW

## 7.6. Insulation Specifications

Parameters		Test conditions	Value		Unit
			W	N	
CLR	External Clearance	Shortest terminal-to-terminal distance through air	8	4	mm
CPG	External Creepage	Shortest terminal-to-terminal distance across the package surface	8	4	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	24	24	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>600	>600	V
	Material group	Per IEC 60664-1	I	I	
Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 300 V <sub>RMS</sub>		I-IV	I-III	
	Rated mains voltage ≤ 400 V <sub>RMS</sub>		I-IV	I-III	
	Rated mains voltage ≤ 600 V <sub>RMS</sub>		I-III	N/A	
<b>DIN V VDE V 0884-11:2017-01<sup>1</sup></b>					
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1414	566	V <sub>PK</sub>
V <sub>IOWM</sub>	Maximum operating isolation voltage	AC voltage; time-dependent dielectric breakdown (TDDb) test	1000	400	V <sub>RMS</sub>
		DC voltage	1414	566	V <sub>DC</sub>
V <sub>IOTM</sub>	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 60 s (certified); V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> , t = 1 s (100% product test)	7070	5300	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>2</sup>	Test method per IEC 60065, 1.2/50 μs waveform, V <sub>TEST</sub> = 1.6 × V <sub>IOSM</sub> (production test)	6250	5000	V <sub>PK</sub>
Q <sub>pd</sub>	Apparent charge <sup>3</sup>	Method a, after input/output safety test of the subgroup 2/3, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s; V <sub>pd(m)</sub> = 1.2 × V <sub>IORM</sub> , t <sub>m</sub> = 10 s	≤5	≤5	pC
		Method a, after environmental test of the subgroup 1, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s; V <sub>pd(m)</sub> = 1.6 × V <sub>IORM</sub> , t <sub>m</sub> = 10 s	≤5	≤5	
		Method b, at routine test (100% production test) and preconditioning (type test) V <sub>ini</sub> = 1.2 × V <sub>IOTM</sub> , t <sub>ini</sub> = 1 s; V <sub>pd(m)</sub> = 1.875 × V <sub>IORM</sub> , t <sub>m</sub> = 1 s	≤5	≤5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>4</sup>	V <sub>IO</sub> = 0.4 × sin(2πft), f = 1 MHz	~0.5	~0.5	pF
R <sub>IO</sub>	Isolation resistance <sup>4</sup>	V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	>10 <sup>12</sup>	>10 <sup>12</sup>	Ω
		V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C	>10 <sup>11</sup>	>10 <sup>11</sup>	
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	>10 <sup>9</sup>	>10 <sup>9</sup>	
	Pollution degree		2	2	
<b>UL 1577</b>					
V <sub>ISO</sub>	Maximum withstanding isolation voltage	V <sub>TEST</sub> = V <sub>ISO</sub> , t = 60 s (qualification) V <sub>TEST</sub> = 1.2 × V <sub>ISO</sub> , t = 1 s (100% production test)	5000	3750	V <sub>RMS</sub>
<b>Notes:</b>					
<ol style="list-style-type: none"> <li>This coupler is suitable for “safe electrical insulation” only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.</li> <li>Devices are immersed in oil during surge characterization test.</li> <li>The characterization charge is discharging charge (pd) caused by partial discharge.</li> <li>Capacitance and resistance are measured with all pins on field-side and logic-side tied together.</li> </ol>					

**7.7. Safety-Related Certifications**

VDE	UL	CQC	TUV
Certified according to DIN VDE V 0884-11:2017-01	Certified according to UL 1577 Component Recognition Program	Certified according to GB 4943.1-2011 and GB 8898-2011	Certified according to EN/IEC 61010-1:2010 (3rd Ed) and EN /IEC 62368-1:2014+A11:2017
Maximum transient isolation voltage: 7070V <sub>pk</sub> (SOIC16-W), 5300V <sub>pk</sub> (SOIC16-N)	SOP16-N: 3750 V <sub>RMS</sub> ; SOP16-W: 5000 V <sub>RMS</sub>	SOP16-N: Basic insulation, 400 V <sub>RMS</sub> maximum working voltage; SOP16-W: Reinforced insulation, 1000 V <sub>RMS</sub> maximum working voltage (Altitude ≤ 5000 m)	5000 V <sub>RMS</sub> (SOP16-W) insulation and 3750V <sub>RMS</sub> (SOP16-N) insulation per EN/IEC 61010-1:2010 (3rd Ed) and EN /IEC 62368-1:2014+A11:2017, working voltage is up to 1000 V <sub>RMS</sub> (SOP16-W) and 400 V <sub>RMS</sub> (SOP16-N)
Certificate number: 40052786	Certificate number : E511334-20200117	Certificate number SOP16-N: CQC20001251750 SOP16-W: CQC20001251466	CB Certificate number: JPTUV-111116; DE 2-027880 AK Certificate number: AK 50474784 0001; AK 50474786 0001

## 7.8. Electrical Characteristics

$V_{DDA} = V_{DDB} = 5\text{ V} \pm 10\%$ ,  $T_A = -40\text{ to }125^\circ\text{C}$  (over recommended operating conditions, unless otherwise specified)

Parameters		Test conditions	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level Output Voltage	$I_{OH} = -4\text{mA}$ ;	$V_{DDO}^{1-0.4}$	4.8		V
$V_{OL}$	Low-level Output Voltage	$I_{OL} = 4\text{mA}$ ;		0.2	0.4	V
$V_{IT+(IN)}$	High-level Input Voltage		2			V
$V_{IT-(IN)}$	Low-level Input Voltage				0.8	V
$I_{IH}$	High-Level Input Leakage Current	$V_{IH} = V_{DDA}$ at INx or ENx			20	$\mu\text{A}$
$I_{IL}$	Low-Level Input Leakage Current	$V_{IL} = 0\text{ V}$ at INx	-20			$\mu\text{A}$
$Z_O$	Output Impedance <sup>2</sup>			50		$\Omega$
CMTI	Common-mode Transient Immunity	$V_I = V_{DDI}^1$ or 0 V, $V_{CM} = 1200\text{V}$ ;	100	150		kV/ $\mu\text{s}$
$C_i$	Input Capacitance <sup>3</sup>	$V_I = V_{DD}/2 + 0.4 \times \sin(2\pi ft)$ , $f = 1\text{ MHz}$ , $V_{DD} = 5\text{ V}$		2		pF

### Notes:

- $V_{DDI}$  = Input-side supply  $V_{DD}$ ,  $V_{DDO}$  = Output-side supply  $V_{DD}$ .
- The nominal output impedance of each isolator driver is  $50\ \Omega \pm 40\%$ .
- Measured from pin to Ground.

$V_{DDA} = V_{DDB} = 3.3\text{ V} \pm 10\%$ ,  $T_A = -40\text{ to }125^\circ\text{C}$  (over recommended operating conditions, unless otherwise specified)

Parameters		Test conditions	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level Output Voltage	$I_{OH} = -4\text{mA}$ ;	$V_{DDO}^{1-0.4}$	3.1		V
$V_{OL}$	Low-level Output Voltage	$I_{OL} = 4\text{mA}$ ;		0.2	0.4	V
$V_{IT+(IN)}$	Input logic High Voltage		2			V
$V_{IT-(IN)}$	Input logic Low Voltage				0.8	V
$I_{IH}$	High-Level Input Leakage Current	$V_{IH} = V_{DDA}$ at INx or ENx			20	$\mu\text{A}$
$I_{IL}$	Low-Level Input Leakage Current	$V_{IL} = 0\text{ V}$ at INx	-20			$\mu\text{A}$
$Z_O$	Output Impedance <sup>2</sup>			50		$\Omega$
CMTI	Common-mode Transient Immunity	$V_I = V_{DDI}^1$ or 0 V, $V_{CM} = 1200\text{V}$ ;	100	150		kV/ $\mu\text{s}$
$C_i$	Input Capacitance <sup>3</sup>	$V_I = V_{DD}/2 + 0.4 \times \sin(2\pi ft)$ , $f = 1\text{ MHz}$ , $V_{DD} = 3.3\text{ V}$		2		pF

### Notes:

- $V_{DDI}$  = Input-side supply  $V_{DD}$ ,  $V_{DDO}$  = Output-side supply  $V_{DD}$ .
- The nominal output impedance of each isolator driver is  $50\ \Omega \pm 40\%$ .
- Measured from pin to Ground.

$V_{DDA} = V_{DDB} = 2.5\text{ V} \pm 10\%$ ,  $T_A = -40\text{ to }125^\circ\text{C}$  (over recommended operating conditions, unless otherwise specified)

Parameters		Test conditions	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level Output Voltage	$I_{OH} = -4\text{mA}$ ;	$V_{DDO}^{1-0.4}$	2.3		V
$V_{OL}$	Low-level Output Voltage	$I_{OL} = 4\text{mA}$ ;		0.2	0.4	V
$V_{IT+(IN)}$	Input logic High Voltage		2			V
$V_{IT-(IN)}$	Input logic Low Voltage				0.8	V
$I_{IH}$	High-Level Input Leakage Current	$V_{IH} = V_{DDA}$ at INx or ENx			20	$\mu\text{A}$
$I_{IL}$	Low-Level Input Leakage Current	$V_{IL} = 0\text{ V}$ at INx	-20			$\mu\text{A}$
$Z_O$	Output Impedance <sup>2</sup>			50		$\Omega$
CMTI	Common-mode Transient Immunity	$V_I = V_{DDI}^1$ or 0 V, $V_{CM} = 1200\text{V}$ ;	100	150		kV/ $\mu\text{s}$
$C_i$	Input Capacitance <sup>3</sup>	$V_I = V_{DD}/2 + 0.4 \times \sin(2\pi ft)$ , $f = 1\text{ MHz}$ , $V_{DD} = 2.5\text{ V}$		2		pF

### Notes:

- $V_{DDI}$  = Input-side supply  $V_{DD}$ ,  $V_{DDO}$  = Output-side supply  $V_{DD}$ .
- The nominal output impedance of each isolator driver is  $50\ \Omega \pm 40\%$ .
- Measured from pin to Ground.



## 7.9. Supply Current Characteristics

$V_{DDA} = V_{DDB} = 5\text{ V} \pm 10\%$ ,  $T_A = -40\text{ to }125^\circ\text{C}$  (over recommended operating conditions, unless otherwise specified).

Parameters	Test conditions	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
<b>ADuM160N</b>						
Supply Current – DC Signal	$V_{IN} = 0\text{V}$ (ADuM160N0); $V_{IN} = V_{DDA}$ (ADuM160N1)	$I_{DDA}$		2.0	2.9	mA
		$I_{DDB}$		3.9	5.7	
	$V_{IN} = V_{DDA}$ (ADuM160N0); $V_{IN} = 0\text{V}$ (ADuM160N1)	$I_{DDA}$		7.0	10.7	
		$I_{DDB}$		4.1	6.1	
Supply Current – AC Signal	All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 5V Amplitude; $C_L = 15\text{ pF}$ for Each Channel.	1Mbps (500kHz)	$I_{DDA}$	4.5	6.8	
			$I_{DDB}$	6.3	9.3	
		10Mbps (5MHz)	$I_{DDA}$	4.8	7.2	
			$I_{DDB}$	26.9	40.6	
		100Mbps (50MHz)	$I_{DDA}$	6.4	9.5	
			$I_{DDB}$	59.0	80	
<b>ADuM161N</b>						
Supply Current – DC Signal	$V_{IN} = 0\text{V}$ (ADuM161N0); $V_{IN} = V_{DDI}^1$ (ADuM161N1)	$I_{DDA}$		2.3	3.4	mA
		$I_{DDB}$		3.6	5.3	
	$V_{IN} = V_{DDI}^1$ (ADuM161N0); $V_{IN} = 0\text{V}$ (ADuM161N1)	$I_{DDA}$		6.5	9.9	
		$I_{DDB}$		4.6	6.9	
Supply Current – AC Signal	All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 5V Amplitude; $C_L = 15\text{ pF}$ for Each Channel.	1Mbps (500kHz)	$I_{DDA}$	4.5	6.7	
			$I_{DDB}$	5.7	8.4	
		10Mbps (5MHz)	$I_{DDA}$	5.1	7.6	
			$I_{DDB}$	19.8	29.9	
		100Mbps (50MHz)	$I_{DDA}$	10.6	16.3	
			$I_{DDB}$	45.6	62.1	
<b>ADuM162N</b>						
Supply Current – DC Signal	$V_{IN} = 0\text{V}$ (ADuM162N0); $V_{IN} = V_{DDI}^1$ (ADuM162N1)	$I_{DDA}$		2.8	4.5	mA
		$I_{DDB}$		3.8	5.8	
	$V_{IN} = V_{DDI}^1$ (ADuM162N0); $V_{IN} = 0\text{V}$ (ADuM162N1)	$I_{DDA}$		6.2	9.9	
		$I_{DDB}$		5.6	8.7	
Supply Current – AC Signal	All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 5V Amplitude; $C_L = 15\text{ pF}$ for Each Channel.	1Mbps (500kHz)	$I_{DDA}$	5.4	8.3	
			$I_{DDB}$	6.3	9.5	
		10Mbps (5MHz)	$I_{DDA}$	13.1	18.3	
			$I_{DDB}$	21.0	31.5	
		100Mbps (50MHz)	$I_{DDA}$	26.0	36.9	
			$I_{DDB}$	44.7	72.2	
<b>ADuM163N</b>						
Supply Current – DC Signal	$V_{IN} = 0\text{V}$ (ADuM163N0); $V_{IN} = V_{DDI}^1$ (ADuM163N1)	$I_{DDA}$		2.9	4.4	mA
		$I_{DDB}$		2.9	4.4	
	$V_{IN} = V_{DDI}^1$ (ADuM163N0); $V_{IN} = 0\text{V}$ (ADuM163N1)	$I_{DDA}$		5.5	8.4	
		$I_{DDB}$		5.5	8.4	
Supply Current – AC Signal	All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 5V Amplitude; $C_L = 15\text{ pF}$ for Each Channel.	1Mbps (500kHz)	$I_{DDA}$	4.3	6.5	
			$I_{DDB}$	4.3	6.5	
		10Mbps (5MHz)	$I_{DDA}$	5.7	8.4	
			$I_{DDB}$	5.7	8.4	
		100Mbps (50MHz)	$I_{DDA}$	19.9	30.0	
			$I_{DDB}$	19.9	30.0	
<b>Note:</b>						

1.  $V_{DDI}$  = Input-side supply  $V_{DD}$ .

$V_{DDA} = V_{ddb} = 3.3\text{ V} \pm 10\%$ ,  $T_A = -40$  to  $125^\circ\text{C}$  (over recommended operating conditions, unless otherwise specified)

Parameters	Test conditions	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
<b>ADuM160N</b>						
Supply Current – DC Signal	$V_{IN} = 0\text{V}$ (ADuM160N0); $V_{IN} = V_{DDA}$ (ADuM160N1)	$I_{DDA}$		1.9	2.8	mA
		$I_{DDB}$		3.6	5.4	
	$V_{IN} = V_{DDA}$ (ADuM160N0); $V_{IN} = 0\text{V}$ (ADuM160N1)	$I_{DDA}$		6.8	10.5	
		$I_{DDB}$		3.9	5.7	
Supply Current – AC Signal	All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 3.3V Amplitude; $C_L = 15\text{ pF}$ for Each Channel.	1Mbps (500kHz)	$I_{DDA}$	4.4	6.7	
			$I_{DDB}$	5.2	7.5	
		10Mbps (5MHz)	$I_{DDA}$	4.6	7.0	
			$I_{DDB}$	18.3	24.6	
		100Mbps (50MHz)	$I_{DDA}$	6.1	9.0	
			$I_{DDB}$	38.3	51.8	
<b>ADuM161N</b>						
Supply Current – DC Signal	$V_{IN} = 0\text{V}$ (ADuM161N0); $V_{IN} = V_{DDI}^1$ (ADuM161N1)	$I_{DDA}$		2.2	3.2	mA
		$I_{DDB}$		3.4	5.0	
	$V_{IN} = V_{DDI}^1$ (ADuM161N0); $V_{IN} = 0\text{V}$ (ADuM161N1)	$I_{DDA}$		6.3	9.7	
		$I_{DDB}$		4.4	6.5	
Supply Current – AC Signal	All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 3.3V Amplitude; $C_L = 15\text{ pF}$ for Each Channel.	1Mbps (500kHz)	$I_{DDA}$	4.3	6.5	
			$I_{DDB}$	4.8	7.1	
		10Mbps (5MHz)	$I_{DDA}$	4.8	7.1	
			$I_{DDB}$	13.9	18.9	
		100Mbps (50MHz)	$I_{DDA}$	8.6	12.2	
			$I_{DDB}$	30.1	40.8	
<b>ADuM162N</b>						
Supply Current – DC Signal	$V_{IN} = 0\text{V}$ (ADuM162N0); $V_{IN} = V_{DDI}^1$ (ADuM162N1)	$I_{DDA}$		2.7	4.3	mA
		$I_{DDB}$		3.6	5.6	
	$V_{IN} = V_{DDI}^1$ (ADuM162N0); $V_{IN} = 0\text{V}$ (ADuM162N1)	$I_{DDA}$		6.0	9.7	
		$I_{DDB}$		5.4	8.4	
Supply Current – AC Signal	All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 3.3V Amplitude; $C_L = 15\text{ pF}$ for Each Channel.	1Mbps (500kHz)	$I_{DDA}$	4.9	7.7	
			$I_{DDB}$	5.6	8.5	
		10Mbps (5MHz)	$I_{DDA}$	10.0	14.3	
			$I_{DDB}$	15.2	22.7	
		100Mbps (50MHz)	$I_{DDA}$	18.5	26.2	
			$I_{DDB}$	30.4	48.1	
<b>ADuM163N</b>						
Supply Current – DC Signal	$V_{IN} = 0\text{V}$ (ADuM163N0); $V_{IN} = V_{DDI}^1$ (ADuM163N1)	$I_{DDA}$		2.7	4.1	mA
		$I_{DDB}$		2.7	4.1	
	$V_{IN} = V_{DDI}^1$ (ADuM163N0); $V_{IN} = 0\text{V}$ (ADuM163N1)	$I_{DDA}$		5.3	8.1	
		$I_{DDB}$		5.3	8.1	
Supply Current – AC Signal	All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 3.3V Amplitude; $C_L = 15\text{ pF}$ for Each Channel.	1Mbps (500kHz)	$I_{DDA}$	4.1	6.2	
			$I_{DDB}$	4.1	6.2	
		10Mbps (5MHz)	$I_{DDA}$	5.1	7.4	
			$I_{DDB}$	5.1	7.4	
		100Mbps (50MHz)	$I_{DDA}$	13.6	18.7	
			$I_{DDB}$	13.6	18.7	
<b>Note:</b>						
1. $V_{DDI}$ = Input-side supply $V_{DD}$ .						

$V_{DDA} = V_{DDB} = 2.5\text{ V} \pm 10\%$ ,  $T_A = -40\text{ to }125^\circ\text{C}$  (over recommended operating conditions, unless otherwise specified)

Parameters	Test conditions	SUPPLY CURRENT	MIN	TYP	MAX	UNIT	
<b>ADuM160N</b>							
Supply Current – DC Signal	$V_{IN} = 0\text{V}$ (ADuM160N0); $V_{IN} = V_{DDA}$ (ADuM160N1)	$I_{DDA}$		1.9	2.7	mA	
		$I_{DDB}$		3.6	5.2		
	$V_{IN} = V_{DDA}$ (ADuM160N0); $V_{IN} = 0\text{V}$ (ADuM160N1)	$I_{DDA}$		6.8	10.4		
		$I_{DDB}$		3.8	5.5		
Supply Current – AC Signal	All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 2.5V Amplitude; $C_L = 15\text{ pF}$ for Each Channel.	1Mbps (500kHz)	$I_{DDA}$		4.3		6.6
			$I_{DDB}$		4.8		6.9
		10Mbps (5MHz)	$I_{DDA}$		4.6		6.9
			$I_{DDB}$		14.7		19.8
		100Mbps (50MHz)	$I_{DDA}$		5.7	8.5	
			$I_{DDB}$		28.9	39.0	
<b>ADuM161N</b>							
Supply Current – DC Signal	$V_{IN} = 0\text{V}$ (ADuM161N0); $V_{IN} = V_{DDI}^1$ (ADuM161N1)	$I_{DDA}$		2.1	3.2	mA	
		$I_{DDB}$		3.3	4.8		
	$V_{IN} = V_{DDI}^1$ (ADuM161N0); $V_{IN} = 0\text{V}$ (ADuM161N1)	$I_{DDA}$		6.3	9.6		
		$I_{DDB}$		4.3	6.4		
Supply Current – AC Signal	All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 2.5V Amplitude; $C_L = 15\text{ pF}$ for Each Channel.	1Mbps (500kHz)	$I_{DDA}$		4.3		6.4
			$I_{DDB}$		4.5		6.6
		10Mbps (5MHz)	$I_{DDA}$		4.6		6.9
			$I_{DDB}$		11.4		15.5
		100Mbps (50MHz)	$I_{DDA}$		7.6	10.8	
			$I_{DDB}$		23.1	31.2	
<b>ADuM162N</b>							
Supply Current – DC Signal	$V_{IN} = 0\text{V}$ (ADuM162N0); $V_{IN} = V_{DDI}^1$ (ADuM162N1)	$I_{DDA}$		2.6	4.2	mA	
		$I_{DDB}$		3.5	5.5		
	$V_{IN} = V_{DDI}^1$ (ADuM162N0); $V_{IN} = 0\text{V}$ (ADuM162N1)	$I_{DDA}$		6.0	9.6		
		$I_{DDB}$		5.3	8.3		
Supply Current – AC Signal	All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 2.5V Amplitude; $C_L = 15\text{ pF}$ for Each Channel.	1Mbps (500kHz)	$I_{DDA}$		4.8		7.4
			$I_{DDB}$		5.2		8.0
		10Mbps (5MHz)	$I_{DDA}$		8.6		12.4
			$I_{DDB}$		12.6		18.6
		100Mbps (50MHz)	$I_{DDA}$		14.8	21.2	
			$I_{DDB}$		23.3	36.3	
<b>ADuM163N</b>							
Supply Current – DC Signal	$V_{IN} = 0\text{V}$ (ADuM163N0); $V_{IN} = V_{DDI}^1$ (ADuM163NH)	$I_{DDA}$		2.7	4.0	mA	
		$I_{DDB}$		2.7	4.0		
	$V_{IN} = V_{DDI}^1$ (ADuM163N0); $V_{IN} = 0\text{V}$ (ADuM163N1)	$I_{DDA}$		5.2	8.0		
		$I_{DDB}$		5.2	8.0		
Supply Current – AC Signal	All Channels Switching with 50% Duty Cycle Square Wave Clock Input with 2.5V Amplitude; $C_L = 15\text{ pF}$ for Each Channel.	1Mbps (500kHz)	$I_{DDA}$		4.0		6.1
			$I_{DDB}$		4.0		6.1
		10Mbps (5MHz)	$I_{DDA}$		4.8		7.0
			$I_{DDB}$		4.8		7.0
		100Mbps (50MHz)	$I_{DDA}$		11.3	16.0	
			$I_{DDB}$		11.3	16.0	
<b>Note:</b>							
1. $V_{DDI}$ = Input-side supply $V_{DD}$ .							

## 7.10. Timing Characteristics

$V_{DDA} = V_{DDB} = 5\text{ V} \pm 10\%$ ,  $T_A = -40\text{ to }125^\circ\text{C}$  (over recommended operating conditions, unless otherwise specified)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DR Data Rate		0		150	Mbps
$PW_{min}$ Minimum Pulse Width				5.0	ns
$t_{PLH}, t_{PHL}$ Propagation Delay Time	See Figure 8- 1	5.0	12.0	15.0	ns
PWD Pulse Width Distortion $ t_{PLH} - t_{PHL} $					
$t_{sk(o)}$ Channel-to-Channel Output Skew Time <sup>1</sup>	Same-direction channels		0.4	2.5	ns
$t_{sk(pp)}$ Part-to-Part Output Skew Time <sup>2</sup>			2.0	4.5	ns
$t_r$ Output Signal Rise Time	See Figure 8- 1		2.5	4.0	ns
$t_f$ Output Signal Fall Time	See Figure 8- 1		2.5	4.0	ns
$t_{DO}$ Default Output Delay Time from Input Power Loss	See Figure 8- 1		8	12	$\mu\text{s}$
$t_{SU}$ Start-up Time			15	40	$\mu\text{s}$

**Notes:**

1.  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
2.  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

$V_{DDA} = V_{DDB} = 3.3\text{ V} \pm 10\%$ ,  $T_A = -40\text{ to }125^\circ\text{C}$  (over recommended operating conditions, unless otherwise specified)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DR Data Rate		0		150	Mbps
$PW_{min}$ Minimum Pulse Width				5.0	ns
$t_{PLH}, t_{PHL}$ Propagation Delay Time	See Figure 8- 1	5.0	12.0	15.0	ns
PWD Pulse Width Distortion $ t_{PLH} - t_{PHL} $					
$t_{sk(o)}$ Channel-to-Channel Output Skew Time <sup>1</sup>	Same-direction channels		0.4	2.5	ns
$t_{sk(pp)}$ Part-to-Part Output Skew Time <sup>2</sup>			2.0	4.5	ns
$t_r$ Output Signal Rise Time	See Figure 8- 1		2.5	4.0	ns
$t_f$ Output Signal Fall Time	See Figure 8- 1		2.5	4.0	ns
$t_{DO}$ Default Output Delay Time from Input Power Loss	See Figure 8- 1		8	12	$\mu\text{s}$
$t_{SU}$ Start-up Time			15	40	$\mu\text{s}$

**Notes:**

1.  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
2.  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.


$V_{DDA} = V_{DDB} = 2.5\text{ V} \pm 10\%$ ,  $T_A = -40\text{ to }125^\circ\text{C}$  (over recommended operating conditions, unless otherwise specified)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DR Data Rate		0		150	Mbps
$PW_{min}$ Minimum Pulse Width				5.0	ns
$t_{PLH}, t_{PHL}$ Propagation Delay Time	See Figure 8- 1	5.0	12.0	15.0	ns
PWD Pulse Width Distortion $ t_{PLH} - t_{PHL} $					
$t_{sk(o)}$ Channel-to-Channel Output Skew Time <sup>1</sup>	Same-direction channels		0.4	2.5	ns
$t_{sk(pp)}$ Part-to-Part Output Skew Time <sup>2</sup>			1.0	5.0	ns
$t_r$ Output Signal Rise Time	See Figure 8-1		2.5	4.0	ns
$t_f$ Output Signal Fall Time	See Figure 8- 1		2.5	4.0	ns
$t_{DO}$ Default Output Delay Time from Input Power Loss	See Figure 8- 1		8	12	$\mu\text{s}$
$t_{SU}$ Start-up Time			15	40	$\mu\text{s}$

**Notes:**

1.  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
2.  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.


## 8. Parameter Measurement Information



### Notes:

1. A square wave generator provide  $V_{IN}$  input signal with the following characteristics: frequency  $\leq 100\text{kHz}$ , 50% duty cycle,  $t_r \leq 3\text{ns}$ ,  $t_f \leq 3\text{ns}$ ,  $Z_{out} = 50\Omega$ . At the input,  $50\Omega$  resistor is required to terminate input generator signal. It is not needed in actual application.
2.  $C_L = 15\text{pF}$  and includes external circuit (instrumentation and fixture etc.) capacitance. Since the load capacitance influence the output rising time, it's a key factor in the timing characteristic measurement.


Figure 8- 1 Switching Characteristics Test Circuit and Voltage Waveforms



### Notes:

1. Power Supply Ramp Rate =  $10\text{ mV/ns}$ .  $V_{DDI}$  should ramp over  $2.375\text{V}$ , and less than  $5.5\text{V}$ .
2.  $C_L = 15\text{pF}$  and includes external circuit (instrumentation and fixture etc.) capacitance. Since the load capacitance influence the output rising time, it's a key factor in the timing characteristic measurement.

Figure 8- 2 Default Output Delay Time Test Circuit and Voltage Waveforms


**Notes:**

1. The High Voltage Surge Generator generates repetitive high voltage surges with > 1kV amplitude, rise time <10ns and fall time <10ns, to reach common-mode transient noise with > 150kV/μs slew rate.
2.  $C_L = 15\text{pF}$  and includes external circuit (instrumentation and fixture etc.) capacitance.
3. Pass-fail criteria: the output must remain stable.
4.  $C_{BP}$  (0.1 ~ 1μF) is bypass capacitance.

Figure 8- 3 Common-Mode Transient Immunity Test Circuit

## 9. Detailed Description

### 9.1. Overview

The ADuM16XN are a family of six-channel digital galvanic isolators using Chipanalog’s full differential capacitive isolation technology. These devices have an ON-OFF keying (OOK) modulation scheme to transfer digital signals across the SiO<sub>2</sub> based isolation barrier between circuits with different power domains. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal and recovers input signal at output through a buffer stage. With this OOK architecture, ADuM16XN family of devices build a robust data transmission path between different power domains without any special start-up initialization requirements. These devices also incorporate advanced full differential techniques to maximize the CMTI performance and minimize the radiated emissions due the high frequency carrier and IO buffer switching.

### 9.2. Functional Block Diagram

The conceptual block diagram of a digital capacitive isolator, Figure 9-1 shows a functional block diagram of a typical channel; Figure 9-2 shows the operating waveform of a typical channel. Each channel of the ADuM16XN is unidirectional, only passes data in one direction as indicated in the functional diagram. Each device of this family features six unidirectional channels that operate independently with guaranteed data rates from DC up to 150Mbps.




Figure 9- 1 Functional Block Diagram of a Single Channel




Figure 9- 2 Conceptual Operation Waveforms of a Single Channel

### 9.3. Device Operation Modes

Table 9-1 lists the operation modes for the ADuM16XN devices.

**Table 9-1. Operation Mode**

V <sub>DDI</sub> <sup>1</sup>	V <sub>DDO</sub> <sup>1</sup>	INPUT (V <sub>Ix</sub> ) <sup>2</sup>	OUTPUT (V <sub>Ox</sub> )	OPERATION
PU	PU	H	H	Normal operation mode: A channel output follows the logic state of its input.
		L	L	
		Open	Default	Default output mode: When input V <sub>Ix</sub> is open, the corresponding channel output goes to its default logic state. Default is <i>High</i> for ADuM16XN1 and Low for ADuM16XN0.
PD	PU	X	Default	Default output mode: When V <sub>DDI</sub> is unpowered, a channel output assumes the logic state based on its default option. Default is <i>High</i> for ADuM16XN1 and Low for ADuM16XN0.
X	PD	X	Undetermined	If the output side V <sub>DDO</sub> is unpowered, a channel output is undetermined. <sup>4</sup>

**Notes:**

1. V<sub>DDI</sub> = Input-side supply V<sub>DD</sub>; V<sub>DDO</sub> = Output-side supply V<sub>DD</sub>; PU = Powered up (V<sub>DD</sub> ≥ V<sub>DD(UVLO+)</sub>); PD = Powered down (V<sub>DD</sub> ≤ V<sub>DD(UVLO-)</sub>); X = Irrelevant; H = High level; L = Low level; Z = High Impedance.
2. A strongly driven input signal can weakly power the floating V<sub>DD</sub> through an internal protection diode and cause undetermined output.
3. It is recommended to connect the enable inputs to external logic high or low level when the ADuM16XN operates in noisy environments.
4. The outputs are in undetermined state when V<sub>DD(UVLO-)</sub> < V<sub>DDI</sub>, V<sub>DDO</sub> < V<sub>DD(UVLO+)</sub>.


## 10. Application and Implementation

The ADuM16XN isolation ICs provide complete galvanic isolation between two power domains, protecting circuits from high common-mode transients and faults, eliminating ground loops. In many applications, digital isolators are replacing optocouplers because they can reduce the power requirements and take up less board space while offering the same isolation capability. The ADuM16XN devices are the high-performance, six-channel digital isolators. Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ADuM16XN devices only require two external bypass capacitors to operate. To reduce ripple and the chance of introducing data errors, bypass V<sub>DDA</sub> and V<sub>DDB</sub> pins with 0.1μF to 1μF low-ESR ceramic capacitors to GNDA and GNDB respectively. Place the bypass capacitors as close to the power supply input pins as possible.




## 11. Package Information


### 11.1. 16-Pin Wide Body SOIC Package Outline




**TOP VIEW**



**RECOMMENDED LAND PATTERN**



**FRONT VIEW**




**LEFT SIDE VIEW**


**Note:**

1. All dimensions are in millimeters, angles are in degrees.


11.2. 16-Pin Narrow Body SOIC Package Outline




TOP VIEW



RECOMMENDED LAND PATTERN



FRONT VIEW



SIDE VIEW

**Note:**

1. All dimensions are in millimeters, angles are in degrees.

12. Soldering Temperature (reflow) Profile




Figure 12- 1 Soldering Temperature (reflow) Profile

Table 12- 1 Soldering Temperature Parameter

Profile Feature	Pb-Free Assembly
Average ramp-up rate(217 °C to Peak)	3°C /second max
Time of Preheat temp(from 150 °C to 200 °C )	60-120 second
Peak temperature	260 +5/-0 °C
Time to be maintained above 217 °C	60-150 second
Time within 5 °C of actual peak temp	30 second
Ramp-down rate	6 °C/second max.
Time from 25°C to peak temp	8 minutes max