

CMOS Real-time Clock/Calendar

1. Description

The PCF8563 is a CMOS Real-Time Clock (RTC) and calendar optimized for low power consumption. A programmable clock output, interrupt output, and voltage-low detector are also provided. All addresses and data are transferred serially via a two-line bidirectional I²C-bus. Maximum bus speed is 400 kbit/s. The register address is incremented automatically after each written or read data byte.

2. Features

- Provides year, month, day, weekday, hours, minutes, and seconds based on a 32.768 kHz quartz crystal
- Century flag
- Clock operating voltage: 1.2 V to 5.5 V at room temperature
- Low backup current; typical 0.25 μA at V_{DD} = 3.0 V and T_{amb} = 25°C
- pical 0.25 µA at Vpp = 3.
- 3. Applications
- Mobile telephones
- Portable instruments


- Programmable clock output for peripheral devices (32.768 kHz, 1.024 kHz, 32 Hz, and 1 Hz)
- Alarm and timer functions
- Integrated oscillator capacitor
- Internal Power-On Reset (POR)
- I²C-bus slave address: read A3h and write A2h
- Open-drain interrupt pin
- Electronic metering
- · Battery powered products

4. Ordering Information

Type Number	Package Type	Packing	Notes
PCF8563N	DIP-8	Tape & Reel	
PCF8563M	SOP-8	Tape & Reel	
PCF8563MM	MSOP-8	Tape & Reel	

Note: If the physical information is inconsistent with the ordering information, please refer to the actual product.

5. Pinning



© Shenzhen Fulihao Science & Technology Co., Ltd.

Rev. 1.1 — December 2023



6. Pin Description

Table 1. Pin Description

Symbol	Pin	Description
OSCI	1	oscillator input
osco	2	oscillator output
ĪNT	3	interrupt output (open-drain; active LOW)
Vss	4	ground
SDA	5	serial data input and output
SCL	6	serial clock input
CLKOUT	7	clock output, open-drain
V _{DD}	8	supply voltage

7. Block Diagram




Fig 3. Block Diagram



8. Limiting Values

Table 2. Limiting values

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		-0.5	+6.5	V
Vı	input voltage	on pins SCL, SDA, and OSCI		+6.5	V
Vo	output voltage	on pins CLKOUT and INT		+6.5	V
II	input current	at any input		+10	mA
lo	output current	at any output	-10	+10	mA
P _{tot}	total power dissipation		-	300	mW
T _{stg}	storage temperature		-55	+150	°C
T _{amb}	ambient temperature	operating device	-40	+85	°C

9. Static characteristics

Table 3. Static characteristics

 V_{DD} = 1.8 V to 5.5 V; V_{SS} =0 V; T_{amb} = -40 °C to +85 °C; f_{osc} = 32.768 kHz, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supplies	S					'
		interface inactive; [1]				
		f _{SCL} =0 Hz;	1.2	-	5.0	V
V_{DD}	supply voltage	T _{amb} = 25 °C				
		interface active; f _{SCL} = 400 kHz	1.8	-	5.0	V
		clock data integrity; T _{amb} = 25 °C	V_{low}	-	5.0	V
		interface active				
		f _{SCL} = 400 kHz	-	-	800	mA
		f _{SCL} = 100 kHz	-	-	200	mA
		interface inactive (f _{SCL} = 0 Hz); CLKOUT				
		disabled; T _{amb} = 25 °C				
		V _{DD} = 5.0 V	-	550	800	nA
		V _{DD} = 3.0 V	-	250	650	nA
		V _{DD} = 2.0 V	-	200	500	nA
I _{DD}	supply current	interface inactive (f _{SCL} = 0 Hz); CLKOUT				
		disabled; T _{amb} = -40 °C to +85 °C				
		V _{DD} = 5.0 V	-	700	950	nA
		V _{DD} = 3.0 V	-	600	900	nA
		V _{DD} = 2.0 V	-	550	850	nA
		interface inactive (f _{SCL} = 0 Hz); CLKOUT				
		enabled at 32 kHz; T _{amb} = 25 °C				
		V _{DD} = 5.0 V	-	900	1600	nA



Real-Time Clocks

		V _{DD} = 3.0 V	-	650	1000	nA
		V _{DD} = 2.0 V	-	525	800	nA
		interface inactive (f _{SCL} = 0 Hz); CLKOUT				
		enabled at 32 kHz; T _{amb} = -40 °C to +85 °C				
		V _{DD} = 5.0 V	-	1200	1800	nΑ
		V _{DD} = 3.0 V	-	950	1200	nA
		V _{DD} = 2.0 V	-	750	900	nA
Inputs						
VIL	LOW-level input voltage		Vss	-	+0.3V _{DD}	V
VIH	HIGH-level input voltage		0.7V _{DD}	-	V _{DD}	V
ILI	input leakage current	V _I = V _{DD} or V _{SS}	-1	0	+1	mA
Ci	input capacitance	[3]	-	-	7	рF
Output	ts		'			
loL	LOW-level output	output sink current; V _{OL} = 0.4 V; V _{DD} =5V				
	current	on pin SDA	-3	-	-	mA
		on pin INT	-1	-	-	mA
		on pin CLKOUT	1	-	-	mA
ILO	output leakage current	Vo = V _{DD} or V _{SS}	-1		+1	mA
Voltage	e detector					
V_{low}	low voltage	T _{amb} = 25 °C; sets bit VL	-	0.9	1.0	V
		_				

For reliable oscillator start-up at power on use V_{DD} greater than 1.3 V. If powered up at 1.0 V the oscillator will start but it might be a bit slow, especially if at high temperature. Normally the power supply is not 1.0 V at start up and only comes at the end of battery discharge. V_{DD} min of 1.0 V is specified so that the customer can calculate how large a battery or capacitor they need for their application. V_{DD} min of 1.3 V or greater is needed to ensure speedy oscillator start-up time.

- 2 Timer source clock = $\frac{1}{60}$ Hz, level of pins SCL and SDA is V_{DD} .
- 3 Tested on sample basis.



10. Dynamic Characteristics

 V_{DD} = 1.8 V to 5.5 V; V_{SS} =0 V; T_{amb} = -40 °C to +85 °C; f_{osc} = 32.768 kHz, unless otherwise specified.

Table 4. Dynamic Characteristics

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
Oscillate	or	'				ı
Cosco	capacitance on pin OSCO		15	25	35	pF
∆f _{osc} /f _{osc}	relative oscillator frequency variation	ΔV_{DD} = 200 mV; T_{amb} = 25 °C	-	0.2	-	ppm
Quartz o	rystal parameters (f = 32.768 kHz)	,				
Rs	series resistance		-	-	100	kΩ
CL	load capacitance	parallel ^[1]	7	-	12.5	pF
Ctrim	trimmer capacitance	external; on pin OSCI	5	-	25	pF
CLKOU	Γ output		·			
δ _{CLKOUT}	duty cycle on pin CLKOUT	[2]	-	50	-	%
I2C-bus	timing characteristics	,				
f scL	SCL clock frequency	[5]	-	-	400	kHz
t _{HD;STA}	hold time (repeated) START condition		0.6	-	-	ms
t su;sta	set-up time for a repeated START condition		0.6	-	-	ms
t _{LOW}	LOW period of the SCL clock		1.3	-	-	ms
t _{нібн}	HIGH period of the SCL clock		0.6	-	-	ms
1	tion time of hoth ODA and OOL simula	standard-mode	-	-	1	ms
tr	rise time of both SDA and SCL signals	fast-mode	-	-	0.3	ms
t _f	fall time of both SDA and SCL signals		-	-	0.3	ms
t _{BUF}	bus free time between a STOP and START condition		1.3	-	-	ms
Сь	capacitive load for each bus line		-	-	400	pF
tsu;dat	data set-up time		100	-	-	ns
t _{HD;DAT}	data hold time		0	-	-	ns
tsu;sto	set-up time for STOP condition		0.6	-	-	ms
t _{w(spike)}	spike pulse width	on bus	-	-	50	ns

- 1 C_L is a calculation of C_{trim} and C_{OSCO} in series: $C_L = \frac{c_{trim} \cdot c_{osco}}{c_{trim} + c_{osco}}$
- 2 Unspecified for $f_{CLKOUT} = 32.768 \text{ kHz}$.
- All timing values are valid within the operating supply voltage at ambient temperature and referenced to V_{IL} and V_{IH} with an input voltage swing of V_{SS} to V_{DD} .
- 4 I²C-bus access time between two STARTs or between a START and a STOP condition to this device must be less than one second.







Fig 4. I²C-bus timing waveforms

11. Application information



Application diagram

12. Functional description

The PCF8563 contains sixteen 8-bit registers with an auto-incrementing register address, an on-chip 32.768 kHz oscillator with one integrated capacitor, a frequency divider which provides the source clock for the Real-Time Clock (RTC) and calendar, a programmable clock output, a timer, an alarm, a voltage-low detector, and a 400 kHz I²C-bus interface.

All 16 registers are designed as addressable 8-bit parallel registers although not all bits are implemented. The first two registers (memory address 00h and 01h) are used as control and/or status registers. The memory addresses 02h through 08h are used as counters for the clock function (seconds up to years counters). Address locations 09h through 0Ch contain alarm registers which define the conditions for an alarm.

Address 0Dh controls the CLKOUT output frequency. 0Eh and 0Fh are the Timer_control and Timer registers,

© Shenzhen Fulihao Science & Technology Co., Ltd.



respectively.

The Seconds, Minutes, Hours, Days, Months, Years as well as the Minute_alarm, Hour_alarm, and Day_alarm registers are all coded in Binary Coded Decimal (BCD) format.

When one of the RTC registers is written or read, the contents of all time counters are frozen. Therefore, faulty writing or reading of the clock and calendar during a carry condition is prevented.

12.1. CLKOUT Output

A programmable square wave is available at the CLKOUT pin. Operation is controlled by the register CLKOUT_control at address 0Dh. Frequencies of 32.768 kHz (default), 1.024 kHz, 32 Hz, and 1 Hz can be generated for use as a system clock, microcontroller clock, input to a charge pump, or for calibration of the oscillator. CLKOUT is an open-drain output and enabled at power-on. If disabled it becomes high-impedance.

12.2. Quartz Frequency Adjustment

1 Method 1: fixed OSCI capacitor

By evaluating the average capacitance necessary for the application layout, a fixed capacitor can be used. The frequency is best measured via the 32.768 kHz signal available after power-on at pin CLKOUT. The frequency tolerance depends on the quartz crystal tolerance, the capacitor tolerance and the device-to-device tolerance (on average ±5 ppm). Average deviations of ±5 minutes per year can be easily achieved.

2 Method 2: OSCI trimmer

Using the 32.768 kHz signal available after power-on at pin CLKOUT, fast setting of a trimmer is possible.

3 Method 3: OSCO output

Direct measurement of OSCO out (accounting for test probe capacitance).

12.3. Register Organization

Table 5. Formatted registers overview

A al alua a a	D. minton manne	Bit							
Address	Register name	7	6	5	4	3	2	1	0
Control an	d status registers								•
00h	Control_status_1	TEST1	N	STOP	N	TESTC	N	N	N
01h	Control_status_2	N	N	N	TI_TP	AF	TF	AIE	TIE
Time and o	late registers								
02h	VL_seconds	VL	SE	CONDS	(0 to 59)				
03h	Minutes	х	MI	NUTES (0 to 59)				
04h	Hours	х	х	HOURS	(0 to 23)				
05h	Days	х	х	DAYS (1	l to 31)				
06h	Weekdays	х	х	х	х	х	WEEKDA	YS (0 to 6)	
07h	Century_months	С	х	х	MONTH	S (1 to 12))		
08h	Years	YEARS (0 to	99)					
Alarm regi	sters								
09h	Minute_alarm	AE_M	M MINUTE_ALARM (0 to 59)						
0Ah	Hour_alarm	AE_H	х	x HOUR_ALARM (0 to 23)					
0Bh	Day_alarm	AE_D	х	DAY_ALARM (1 to 31)					
0Ch	Weekday_alarm	AE_W	х	х	х	х	WEEKDA	Y_ALARM (0 to 6)

© Shenzhen Fulihao Science & Technology Co., Ltd.

www.fulihao.com



CLKOUT co	CLKOUT control register										
0Dh	CLKOUT_control	FE	х	х	х	х	х	FD[1:0]			
Timer regis	Timer registers										
0Eh	Timer_control	TE	х	х	х	х	х	TD[1:0]			
0Fh	Timer	TIMER[7:0]									

12.4. Control Registers

1.1.1. Register Control_status_1

Bit	Symbol	Value	Description
	O(1)		normal mode
7	TEST1	0==	must be set to logic 0 during normal operations
		1	EXT_CLK test mode
6	N	0[2]	unused
		0[1]	RTC source clock runs
5	STOP	1	all RTC divider chain flip-flops are asynchronously set to logic 0; the RTC clock is
			stopped (CLKOUT at 32.768 kHz is still available)
4	N	0[2]	unused
3	TESTC	0	Power-On Reset (POR) override facility is disabled; set to logic 0 for normal operation
S	IESIC	1 ^[1]	Power-On Reset (POR) override may be enabled
2 to 0	N	000[2]	unused

- 1 Default value.
- 2 Bits labeled as N should always be written with logic 0.

12.5. Register Control_status_2

Table 6. Control_status_2 - control and status register 2 (address 01h) bit description

Bit	Symbol	Value	Description
7 to5	N	000[1]	unused
		0[2]	INT is active when TF is active (subject to the status of TIE)
4	TI_TP	1	INT pulses active according to <u>Table 7</u> (subject to the status of TIE);
		I	Remark: note that if AF and AIE are active then INT will be permanently active
		0[2]	read: alarm flag inactive
3	AF	0:-3	write: alarm flag is cleared
3	AF	1	read: alarm flag active
		I	write: alarm flag remains unchanged
		0[2]	read: timer flag inactive
2	TF	01-1	write: timer flag is cleared
2		4	read: timer flag active
		1	write: timer flag remains unchanged
_	۸۱۵	0 ^[2]	alarm interrupt disabled
1	AIE	1	alarm interrupt enabled
0	TIE	0 ^[2]	timer interrupt disabled



- 1 timer interrupt enabled
 - 1 Bits labeled as N should always be written with logic 0.
 - Default value.

12.5.1. Interrupt output

Bits TF and AF: When an alarm ocset to logic 1. Similarly, at the end of a timer countdown, TF is set to logic 1. These bits maintain their value until overwritten using the interface. If both timer and alarm interrupts are required in the application, the source of the interrupt can be determined by reading these bits. To prevent one curs, AF is flag being overwritten while clearing another, a logic AND is performed during a write access.




Fig 5. Interrupt scheme

When bits TIE and AIE are disabled, pin INT will remain high-impedance.

Bits TIE and AIE: These bits activate or deactivate the generation of an interrupt when TF or AF is asserted, respectively. The interrupt is the logical OR of these two conditions when both AIE and TIE are set.

Countdown timer interrupts: The pulse generator for the countdown timer interrupt uses an internal clock and is dependent on the selected source clock for the countdown timer and on the countdown value n. As a consequence, the width of the interrupt pulse varies (see <u>below</u>).

Table 7.	INT	operation	(bit TI	TP = 1)[1]
----------	-----	-----------	---------	--------	------

Source clock /UT	INT period (s)			
Source clock (Hz)	n= 1 ^[2]	n> 1 ^[2]		
4096	1⁄8192	1⁄4096		
64	1/128	1⁄64		
1	1⁄64	1⁄64		
1/60	1⁄64	1⁄64		

- 1 TF and INT become active simultaneously.
- 2 n = loaded countdown value. Timer stops when n = 0.

12.6. Time and date registers

The majority of the registers are coded in the BCD format to simplify application use.

12.6.1. Register VL_seconds

Table 8. VL_seconds - seconds and clock integrity status register (address 02h) bit description

Bit	Symbol	Value	Place value	Description
7	VL	0	-	clock integrity is guaranteed

© Shenzhen Fulihao Science & Technology Co., Ltd. Rev. 1.1 — December 202

www.fulihao.com



		1[1]	-	integrity of the clock information is not guaranteed
6 to 4		0 to 5	ten's place	actual seconds coded in BCD format
3 to 0	SECONDS	0 to 9	unit place	actual seconds coded in BCD format

[1] Start-up value.

Table 9. Seconds coded in BCD format

Cacanda valua (dacimal)	Upper-digit (ten's place)			Digit (unit place)			
Seconds value (decimal)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00	0	0	0	0	0	0	0
01	0	0	0	0	0	0	1
02	0	0	0	0	0	1	0
:	:	:	:	:	:	:	:
09	0	0	0	1	0	0	1
10	0	0	1	0	0	0	0
:	:	:	:	:	:	:	:
58	1	0	1	1	0	0	0
59	1	0	1	1	0	0	1

12.6.1.1. Voltage-low detector and clock monitor

The PCF8563 has an on-chip voltage-low detector (see below). When V_{DD} drops below V_{low} , bit VL in the VL_seconds register is set to indicate that the integrity of the clock information is no longer guaranteed. The VL flag can only be cleared by using the interface.




Fig 6. Voltage-low detection

The VL flag is intended to detect the situation when V_{DD} is decreasing slowly, for example under battery operation. Should the oscillator stop or V_{DD} reach V_{low} before power is re-asserted, then the VL flag is set. This will indicate that the time may be corrupted.

12.6.2. Register Minutes

Table 10. Minutes - minutes register (address 03h) bit description

Bit	Symbol	Value	Place value	Description
7	-	-	-	unused
6 to 4	MINUTES	0 to 5	ten's place	actual minutes coded in BCD format
3 to 0	MINUTES	0 to 9	unit place	actual minutes coded in BCD format



12.6.3. Register Hours

Table 11. Hours - hours register (address 04h) bit description

Bit	Symbol	Value	Place value	Description
7 to 6	-	-	-	unused
5 to 4	HOURS	0 to 2	ten's place	actual hours coded in BCD format
3 to0	HOURS	0 to9	unit place	actual flours coded iff DCD format

12.6.4. Register Days

Table 12. Days - days register (address 05h) bit description

Bit	Symbol	Value	Place value	Description
7 to 6	-	-	-	unused
5 to4	DAYS ^[1]	0 to 3	ten's place	actual day anded in BCD format
3 to0	DAYS	0 to9	unit place	actual day coded in BCD format

[1] The PCF8563 compensates for leap years by adding a 29th day to February if the year counter contains a value which is exactly divisible by 4, including the year 00.

12.6.5. Register Weekdays

Table 13. Weekdays - weekdays register (address 06h) bit description

Bit	Symbol	Value	Description
7 to 3	-	-	unused
2 to 0	WEEKDAYS	0 to 6	actual weekday values, see below.

Table 14. Weekday assignments

Day ^[1]	Bit			
Day.	2	1	0	
Sunday	0	0	0	
Monday	0	0	1	
Tuesday	0	1	0	
Wednesday	0	1	1	
Thursday	1	0	0	
Friday	1	0	1	
Saturday	1	1	0	

^[1] Definition may be re-assigned by the user.

12.6.6. Register Century_months

Table 15. Century_months - century flag and months register (address 07h) bit description

Bit	Symbol	Value	Place value	Description
7 C ^[1]		0[2]	-	indicates the century is x
1			-	indicates the century is x + 1
6 to 5	-	-	-	unused
4	MONTHS	0 to 1	ten's place	actual month coded in BCD format, see Table 16
3 to 0	IVIOIVITO	0 to 9	unit place	actual month coded in DCD format, see <u>lable 10</u>

- 1 This bit may be re-assigned by the user.
- 2 This bit is toggled when the register Years overflows from 99 to 00.

© Shenzhen Fulihao Science & Technology Co., Ltd.

www.fulihao.com



Table 16. Month assignments in BCD format

Month	Upper-digit (ten's place)	Digit (unit place)					
	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
January	0	0	0	0	1		
February	0	0	0	1	0		
March	0	0	0	1	1		
April	0	0	1	0	0		
May	0	0	1	0	1		
June	0	0	1	1	0		
July	0	0	1	1	1		
August	0	1	0	0	0		
September	0	1	0	0	1		
October	1	0	0	0	0		
November	1	0	0	0	1		
December	1	0	0	1	0		

12.6.7. Register Years

Table 17. Years - years register (08h) bit description

Bit	Symbol	Value	Place value	Description
7 to 4	YEARS	0 to 9	ten's place	actual year and d in DCD format[1]
3 to0	TEARS	0 to9	unit place	actual year coded in BCD format ^[1]

[1] When the register Years overflows from 99 to 00, the century bit C in the register Century_months is toggled.

12.7. Setting and reading the time

Figure below shows the data flow and data dependencies starting from the 1 Hz clock tick.




Fig 7. Data flow for the time function

During read/write operations, the time counting circuits (memory locations 02h through 08h) are blocked.

© Shenzhen Fulihao Science & Technology Co., Ltd.



This prevents

- Faulty reading of the clock and calendar during a carry condition
- · Incrementing the time registers, during the read cycle

After this read/write access is completed, the time circuit is released again and any pending request to increment the time counters that occurred during the read access is serviced. A maximum of 1 request can be stored; therefore, all accesses must be completed within 1 second (see below).




Fig 8. Access time for read/write operations

As a consequence of this method, it is very important to make a read or write access in one go, that is, setting or reading seconds through to years should be made in one single access. Failing to comply with this method could result in the time becoming corrupted.

As an example, if the time (seconds through to hours) is set in one access and then in a second access the date is set, it is possible that the time may increment between the two accesses. A similar problem exists when reading. A roll over may occur between reads thus giving the minutes from one moment and the hours from the next. Recommended method for reading the time:

- 1. Send a START condition and the slave address for write (A2h).
- 2. Set the address pointer to 2 (VL_seconds) by sending 02h.
- 3. Send a RESTART condition or STOP followed by START.
- 4. Send the slave address for read (A3h).
- 5. Read VL_seconds.
- 6. Read Minutes.
- 7. Read Hours.
- 8. Read Days.
- 9. Read Weekdays.
- 10. Read Century_months.
- 11. Read Years.
- 12. Send a STOP condition.

12.8. Alarm registers

12.8.1. Register Minute_alarm

Table 18. Minute_alarm - minute alarm register (address 09h) bit description

Bit	Symbol	Value	Place value	Description
7	ΔΕ M		-	minute alarm is enabled
7 AE_M	1[1]	-	minute alarm is disabled	
6 to 4	MINILITE ALADM	0 to 5	ten's place	minute alarm information coded in BCD format
3 to 0	MINUTE_ALARM	0 to 9	unit place	minute alarm information coded in BCD format

[1] Default value.



12.8.2. Register Hour_alarm

Table 19. Hour_alarm - hour alarm register (address 0Ah) bit description

Bit	Symbol	Value	Place value	Description					
7	AF U	0	-	hour alarm is enabled					
7 AE_H		1[1]	-	hour alarm is disabled					
6	-	-	-	unused					
5 to 4	HOUR ALARM	0 to 2	ten's place	hour alarm information coded in BCD format					
3 to 0	HOUR_ALARM	0 to 9	unit place	nour alarm information coded in BCD format					

^[1] Default value.

12.8.3. Register Day_alarm

Table 20. Day alarm - day alarm register (address 0Bh) bit description

Bit	Symbol	Value	Place value	Description
7	7 AE_D 0		-	day alarm is enabled
'	AE_D	1 ^[1]	-	day alarm is disabled
6	-	-	-	unused
5 to 4	0 to 3		ten's place	device leaves information and adding DOD format
3 to 0	DAY_ALARM	0 to 9	unit place	day alarm information coded in BCD format

^[1] Default value.

12.8.4. Register Weekday_alarm

Table 21. Weekday_alarm - weekday alarm register (address 0Ch) bit description

Bit	Symbol	Value	Description
7	A.F. W.	0	weekday alarm is enabled
	AE_W	1 ^[1]	weekday alarm is disabled
6 to 3	-	-	unused
2 to 0	WEEKDAY_ALARM	0 to 6	weekday alarm information

^[1] Default value.

12.8.5. Alarm flag

By clearing the alarm enable bit (AE_x) of one or more of the alarm registers, the corresponding alarm condition(s) are active. When an alarm occurs, AF is set to logic 1. The asserted AF can be used to generate an interrupt (\overline{INT}) . The AF is cleared using the interface.


The registers at addresses 09h through 0Ch contain alarm information. When one or more of these registers is loaded with minute, hour, day or weekday, and its corresponding AE_x is logic 0, then that information is compared with the current minute, hour, day, and weekday. When all enabled comparisons first match, the alarm flag (AF in register Control_2) is set to logic 1.

The generation of interrupts from the alarm function is controlled via bit AIE. If bit AIE is enabled, the $\overline{\text{INT}}$ pin follows the condition of bit AF. AF will remain set until cleared by the interface. Once AF has been cleared, it will only be set again when the time increments to match the alarm condition once more. Alarm registers which have their AE_x bit at logic 1 are ignored.

© Shenzhen Fulihao Science & Technology Co., Ltd.

Rev. 1.1 — December 2023





 Only when all enabled alarm settings are matching. It's only on increment to a matched case that the alarm flag is set.

Fig 9. Alarm function block diagram

12.9. Register CLKOUT_control and clock output

Frequencies of 32.768 kHz (default), 1.024 kHz, 32 Hz, and 1 Hz can be generated for use as a system clock, microcontroller clock, input to a charge pump, or for calibration of the oscillator.

Table 22. CLKOUT_control - CLKOUT control register (address 0Dh) bit description

Bit	Symbol	Value	Description
7	FE	0	the CLKOUT output is inhibited and CLKOUT output is set high-impedance
		1 ^[1]	the CLKOUT output is activated
6 to 2	-	-	unused
			frequency output at pin CLKOUT
		00 ^[1]	32.768 kHz
1 to 0	FD[1:0]	01	1.024 kHz
		10	32 Hz
		11	1 Hz

[1] Default value.

12.10. Timer function

The 8-bit countdown timer at address 0Fh is controlled by the Timer_control register at address 0Eh. The Timer_control register determines one of 4 source clock frequencies for the timer (4096 Hz, 64 Hz, 1 Hz, or $\frac{1}{60}$ Hz), and enables or disables the timer. The timer counts down from a software-loaded 8-bit binary value. At the end of every countdown, the timer sets the timer flag TF. The TF may only be cleared by using the interface. The asserted TF can be used to generate an interrupt on pin $\overline{\text{INT}}$. The interrupt may be generated as a pulsed signal every countdown period or as a permanently active signal which follows the state of TF. Bit TI_TP is used to control this mode selection. When reading the timer, the current countdown value is returned.

© Shenzhen Fulihao Science & Technology Co., Ltd.

www.fulihao.com



12.10.1. Register Timer_control

Table 23. Timer_control - timer control register (address 0Eh) bit description

Bit	Symbol	Value	Description
7	TE	0 ^[1]	timer is disabled
7		1	timer is enabled
6 to 2	-	-	unused
			timer source clock frequency select ^[2]
		00	4.096 kHz
1 to 0	TD[1:0]	01	64 Hz
		10	1 Hz
		11 ^[2]	1/60 Hz

- 1 Default value.
- These bits determine the source clock for the countdown timer; when not in use, TD[1:0] should be set to 1/60 Hz for power saving.

12.10.2. Register Timer

Table 24. Timer - timer value register (address 0Fh) bit description

Bit	Symbol	Value	Description
			countdown period in seconds:
7 to 0	TIMER[7:0]	00h to FFh	$CountdownPeriod = rac{n}{SourceClockFrequency}$
			where n is the countdown value

Table 25. Table 25. Timer register bits value range

Bit									
7	6	5	4	3	2	1	0		
128	64	32	16	8	4	2	1		

The register Timer is an 8-bit binary countdown timer. It is enabled and disabled via the Timer_control register bit TE. The source clock for the timer is also selected by the Timer_control register. Other timer properties such as interrupt generation are controlled via the register Control status 2.

For accurate read back of the count down value, it is recommended to read the register twice and check for consistent results, since it is not possible to freeze the countdown timer counter during read back.

12.11. EXT CLK test mode

A test mode is available which allows for on-board testing. In such a mode it is possible to set up test conditions and control the operation of the RTC.

The test mode is entered by setting bit TEST1 in register Control_status_1. Then pin CLKOUT becomes an input. The test mode replaces the internal 64 Hz signal with the signal applied to pin CLKOUT. Every 64 positive edges applied to pin CLKOUT will then generate an increment of one second.

The signal applied to pin CLKOUT should have a minimum pulse width of 300 ns and a maximum period of 1000 ns. The internal 64 Hz clock, now sourced from CLKOUT, is divided down to 1 Hz by a 2⁶ divide chain called a prescaler. The prescaler can be set into a known state by using bit STOP. When bit STOP is set, the prescaler is reset to 0 (STOP must be cleared before the prescaler can operate again).

From a STOP condition, the first 1 second increment will take place after 32 positive edges on CLKOUT. Thereafter,

© Shenzhen Fulihao Science & Technology Co., Ltd.



every 64 positive edges will cause a one-second increment.

Remark: Entry into EXT_CLK test mode is not synchronized to the internal 64 Hz clock. When entering the test mode, no assumption as to the state of the prescaler can be made.

12.11.1. Operation example:

- 1. Set EXT CLK test mode (Control status 1, bit TEST1 = 1).
- 2. Set STOP (Control_status_1, bit STOP = 1).
- 3. Clear STOP (Control status 1, bit STOP = 0).
- 4. Set time registers to desired value.
- 5. Apply 32 clock pulses to CLKOUT.
- 6. Read time registers to see the first change.
- 7. Apply 64 clock pulses to CLKOUT.
- 8. Read time registers to see the second change.

Repeat steps 7 and 8 for additional increments.

12.12. STOP bit function

The function of the STOP bit is to allow for accurate starting of the time circuits. The STOP bit function will cause the upper part of the prescaler (F_2 to F_{14}) to be held in reset and thus no 1 Hz ticks will be generated (see <u>Figure 10</u>). The time circuits can then be set and will not increment until the STOP bit is released (see <u>Figure 11</u> and <u>Table 26</u>).





Fig 10. STOP bit functional diagram

The STOP bit function will not affect the output of 32.768 kHz on CLKOUT, but will stop the generation of 1.024 kHz, 32 Hz, and 1 Hz.

The lower two stages of the prescaler (F₀ and F₁) are not reset; and because the I²C-bus is asynchronous to the crystal oscillator, the accuracy of re-starting the time circuits will be between zero and one 8.192 kHz cycle (see Figure 11).



© Shenzhen Fulihao Science & Technology Co., Ltd.

www.fulihao.com



Fig 11. STOP bit release timing

Table 26. First increment of time circuits after STOP bit release

Bit	Prescaler bits		11 4 11 (1)	Time	
STOP	F ₀ F ₁ -F ₂ to F ₁₄	,	1 Hz tick	hh:mm:ss	Comment
Clock	is running normally				
0	01-0 0001 1101 01	100		12:45:12	prescaler counting normally
STOP	bit is activated by use	r. F ₀ F	are not res	et and value	es cannot be predicted externally
1	xx-0 0000 0000 00	000		12:45:12	prescaler is reset; time circuits are frozen
New ti	me is set by user			•	
1	xx-0 0000 0000 00	000		08:00:00	prescaler is reset; time circuits are frozen
STOP	bit is released by user	r		•	
	xx-0 0000 0000 00	000		08:00:00	prescaler is now running
	xx-1 0000 0000 00	000		08:00:00	-
	xx-0 1000 0000 00	000	S C C	08:00:00	-
	xx-1 1000 0000 00	000	3 C C C C C C C C C C C C C C C C C C C	08:00:00	-
	:	4	2 10 0.	:	:
	11-1 1111 1111 11	110	518700	08:00:00	-
	00-0 0000 0000 00		[≦] ↓_	08:00:01	0 to 1 transition of F ₁₄ increments the time circuits
	10-0 0000 0000 00	001		08:00:01	-
0	:		1	:	:
	11-1 1111 1111 11	111	s 00	08:00:01	-
	00-0 0000 0000 00	000		08:00:01	-
	10-0 0000 0000 00	000	-	08:00:01	-
	:			:	:
	11-1 1111 1111 11	110		08:00:01	-
	00-0 0000 0000 00	001	1	08:00:02	0 to 1 transition of F ₁₄ increments the time circuits

2. F₀ is clocked at 32.768 kHz.

The first increment of the time circuits is between 0.507813 s and 0.507935 s after STOP bit is released. The uncertainty is caused by the prescaler bits F_0 and F_1 not being reset (see <u>Table 26</u>) and the unknown state of the 32 kHz clock.

12.13. Reset

The PCF8563 includes an internal reset circuit which is active whenever the oscillator is stopped. In the reset state the I²C-bus logic is initialized including the address pointer and all registers are set according to <u>Table 27</u>. I²C-bus communication is not possible during reset.

Table 27. Register reset value[1]

Address	Pagiotor name	Bit							
Address	Register name	7	6	5	4	3	2	1 0	0
00h	Control_status_1	0	0	0	0	1	0	0	0

© Shenzhen Fulihao Science & Technology Co., Ltd.

Rev. 1.1 — December 2023



01h	Control_status_2	0	0	0	0	0	0	0	0
02h	VL_seconds	1	х	х	х	х	х	х	х
03h	Minutes	х	х	х	х	х	х	х	х
04h	Hours	х	х	х	х	х	х	х	х
05h	Days	х	х	х	х	х	х	х	х
06h	Weekdays	х	х	х	х	х	х	х	х
07h	Century_months	х	х	х	х	х	х	х	х
08h	Years	х	х	х	х	х	х	х	х
09h	Minute_alarm	1	х	х	х	х	х	х	х
0Ah	Hour_alarm	1	х	х	х	х	х	х	х
0Bh	Day_alarm	1	х	х	х	х	х	х	х
0Ch	Weekday_alarm	1	х	х	х	х	х	х	х
0Dh	CLKOUT_control	1	х	х	х	х	х	0	0
0Eh	Timer_control	0	х	х	х	х	х	1	1
0Fh	Timer	х	х	х	х	х	х	х	х

[1] Registers marked x are undefined at power-up and unchanged by subsequent resets.

12.13.1. Power-On Reset (POR) override

The POR duration is directly related to the crystal oscillator start-up time. Due to the long start-up times experienced by these types of circuits, a mechanism has been built in to disable the POR and hence speed up on-board test of the device. The setting of this mode requires that the I²C-bus pins, SDA and SCL, are toggled in a specific order as shown in Figure 12. All timings are required minimums.

Once the override mode has been entered, the device immediately stops, being reset, and normal operation may commence i.e. entry into the EXT_CLK test mode via I²C-bus access. The override mode may be cleared by writing logic 0 to TESTC. TESTC must be set to logic 1 before re-entry into the override mode is possible. Setting TESTC to logic 0 during normal operation has no effect except to prevent entry into the POR override mode.




Fig 12. POR override sequence

13. Characteristics of the I²C-bus

The I²C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a Serial DAta line (SDA) and a Serial CLock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

13.1. Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal (see <u>Figure 13</u>).

© Shenzhen Fulihao Science & Technology Co., Ltd.

Rev. 1.1 — December 2023






Fig 13. Bit transfer

13.2. START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy.

A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition - S.

A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition - P (see <u>Figure 14</u>).




Fig 14. Definition of START and STOP conditions

13.3. System configuration

A device generating a message is a transmitter; a device receiving a message is a receiver. The device that controls the message is the master; and the devices which are controlled by the master are the slaves (see <u>Figure 15</u>).




Fig 15. System configuration

13.4. Acknowledge

The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge cycle.

- · A slave receiver, which is addressed, must generate an acknowledge after the reception of each byte.
- Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.
- The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that
 the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and
 hold times must be taken into consideration).
- A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the
 last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line
 HIGH to enable the master to generate a STOP condition.

Acknowledgement on the I2C-bus is illustrated in Figure 16.

© Shenzhen Fulihao Science & Technology Co., Ltd.






Fig 16. Acknowledgement on the I²C-bus

13.5. I²C-bus protocol

13.5.1. Addressing


Before any data is transmitted on the I2C-bus, the device which should respond is addressed first. The addressing is always carried out with the first byte transmitted after the start procedure.

The PCF8563 acts as a slave receiver or slave transmitter. Therefore the clock signal SCL is only an input signal, but the data signal SDA is a bidirectional line.

Two slave addresses are reserved for the PCF8563:

Read: A3h (10100011) Write: A2h (10100010)

The PCF8563 slave address is illustrated in Figure 17.



Slave address Fig 17.

13.5.2. Clock and calendar READ or WRITE cycles

The I²C-bus configuration for the different PCF8563 READ and WRITE cycles is shown in Figure 18, Figure 19 and Figure 20. The register address is a 4-bit value that defines which register is to be accessed next. The upper four bits of the register address are not used.






Fig 18. Master transmits to slave receiver (WRITE mode)

(1) At this moment master transmitter becomes master receiver and PCF8563 slave receiver becomes slave transmitter.

Real-Time Clocks





WD trips

runnina

Fig 19. Master reads after setting register address (write register address; READ data)





Fig 20. Master reads slave immediately after first byte (READ mode)

13.6. Interface watchdog timer

WD timer

counters



b. Incorrect data transfer; read or write

running

WD timer tracking

time counters frozen

Fig 21. Interface watchdog timer

During read/write operations, the time counting circuits are frozen. To prevent a situation where the accessing device becomes locked and does not clear the interface, the PCF8563 has a built in watchdog timer. Should the interface be active for more than 1 s from the time a valid slave address is transmitted, then the PCF8563 will automatically clear the interface and allow the time counting circuits to continue counting. The watchdog will trigger

© Shenzhen Fulihao Science & Technology Co., Ltd.

www.fulihao.com





Real-Time Clocks


between 1 s and 2 s after receiving a valid slave address. Each time the watchdog period is exceeded, 1 s will be lost from the time counters.


The watchdog is implemented to prevent the excessive loss of time due to interface access failure e.g. if main power is removed from a battery backed-up system during an interface access.



14. Package Outlines


14.1. SOP-8





Dimensions In Millimeters(SOP-8)									
Symbol:	А	A1	В	С	C1	D	Q	а	b
Min:	1.35	0.05	4.90	5.80	3.80	0.40	0"	0.35	1.27 BSC
Max: 1.55 0.20 5.10 6.20 4.00 0.80 8" 0.45									1.21 DSC

14.2. MSOP-8




Dimensions In Millimeters(MSOP-8)											
Symbol: A A1 B C C1 D Q a b											
Min:	0.80	0.05	2.90	4.75	2.90	0.35	0°	0.25	0.05.000		
Max:	0.90	0.20	3.10	5.05	3.10	0.75	8°	0.35	0.65 BSC		

© Shenzhen Fulihao Science & Technology Co., Ltd.

Rev. 1.1 — December 2023



14.3. DIP-8



Dimensions In Millimeters(DIP-8)											
Symbol:	Α	В	D	D1	Е	L	L1	а	b	С	d
Min:	6.10	9.00	8.10	7.42	3.10	0.50	3.00	1.50	0.85	0.40	2.54 BSC
Max:	6.68	9.50	10.9	7.82	3.55	0.70	3.60	1.55	0.90	0.50	

15. Disclaimers

15.1. Limited warranty and liability

Information in this document is believed to be accurate and reliable. However, Fulihao does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application.

15.2. Suitability for use

Fulihao products are designed for specific applications and should not be used for any purpose (including, without limitation, automotive, aerospace, medical, life-saving applications, or any other application which requires especially high reliability for the prevention of such defect as may directly cause damage to the third party's life, body or property) not expressly set forth in applicable Fulihao product documentation.

15.3. Right to make changes

Fulihao reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. Fulihao takes no responsibility for the content in this document if provided by an information source outside of Fulihao. This document supersedes and replaces all information supplied prior to the publication hereof.

© Shenzhen Fulihao Science & Technology Co., Ltd.

Rev. 1.1 — December 2023