International
IOR Rectifier

StrongIRFET™
IRFS7437PbF
IRFSL7437PbF

HEXFET® Power MOSFET

Applications
- Brushed Motor drive applications
- BLDC Motor drive applications
- Battery powered circuits
- Half-bridge and full-bridge topologies
- Synchronous rectifier applications
- Resonant mode power supplies
- OR-ing and redundant power switches
- DC/DC and AC/DC converters
- DC/AC Inverters



V_{DSS}		40V
$R_{DS(on)}$	typ.	1.4mΩ
	max.	1.8mΩ
I_D (Silicon Limited)		250A①
I_D (Package Limited)		195A

Benefits
- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free
- Halogen-Free



G	D	S
Gate	Drain	Source

Ordering Information

Base part number	Package Type	Standard Pack		Complete Part
		Form	Quantity	Number
IRFSL7437PbF	TO-262	Tube	50	IRFSL7437PbF
IRFS7437PbF	D2Pak	Tube	50	IRFS7437PbF
IRFS7437PbF	D2Pak	Tape and Reel Left	800	IRFS7437TRLPbF



Fig 1. Typical On-Resistance vs. Gate Voltage



Fig 2. Maximum Drain Current vs. Case Temperature

Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
I_D @ T_C = 25°C	Continuous Drain Current, V_{GS} @ 10V (Silicon Limited)	250①	A
I_D @ T_C = 100°C	Continuous Drain Current, V_{GS} @ 10V (Silicon Limited)	180	
I_D @ T_C = 25°C	Continuous Drain Current, V_{GS} @ 10V (Wire Bond Limited)	195	
I_{DM}	Pulsed Drain Current ②	1000	
P_D @T_C = 25°C	Maximum Power Dissipation	230	W
	Linear Derating Factor	1.5	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery ④	3.0	V/ns
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to + 175	°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	
	Mounting torque, 6-32 or M3 screw	10lbf· in (1.1N· m)	

Avalanche Characteristics

Symbol	Parameter	Max.	Units
$E_{AS\ (Thermally\ limited)}$	Single Pulse Avalanche Energy ③	350	mJ
E_{AS} (tested)	Single Pulse Avalanche Energy Tested Value ⑨	500	
I_{AR}	Avalanche Current ②	See Fig. 14, 15, 22a, 22b	A
E_{AR}	Repetitive Avalanche Energy ②		mJ

Thermal Resistance

Symbol	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ⑧	–––	0.65	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount) , D^2Pak ⑧	–––	40	

Static @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	40	–––	–––	V	V_{GS} = 0V, I_D = 250μA
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	–––	0.029	–––	V/°C	Reference to 25°C, I_D = 1mA②
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	–––	1.4	1.8		V_{GS} = 10V, I_D = 100A
		–––	2.0	–––		V_{GS} = 6.0V, I_D = 50A
$V_{GS(th)}$	Gate Threshold Voltage	2.2	3.0	3.9	V	V_{DS} = V_{GS}, I_D = 150μA
I_{DSS}	Drain-to-Source Leakage Current	–––	–––	1.0	μA	V_{DS} = 40V, V_{GS} = 0V
		–––	–––	150		V_{DS} = 40V, V_{GS} = 0V, T_J = 125°C
I_{GSS}	Gate-to-Source Forward Leakage	–––	–––	100	nA	V_{GS} = 20V
	Gate-to-Source Reverse Leakage	–––	–––	-100		V_{GS} = -20V
R_G	Internal Gate Resistance	–––	2.2	–––	Ω	

Notes:

① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 195A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140)

② Repetitive rating; pulse width limited by max. junction temperature.

③ Limited by T_{Jmax}, starting T_J = 25°C, L = 0.069mH R_G = 25Ω, I_{AS} = 100A, V_{GS} =10V.

④ $I_{SD} \leq$ 100A, di/dt ≤ 1166A/μs, $V_{DD} \leq V_{(BR)DSS}$, $T_J \leq$ 175°C.

⑤ Pulse width ≤ 400μs; duty cycle ≤ 2%.

⑥ C_{oss} eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.

⑦ C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.

⑧ R_θ is measured at T_J approximately 90°C.

⑨ This value determined from sample failure population, starting T_J = 25°C, L=0.095mH, R_G = 25Ω, I_{AS} = 100A, V_{GS} =10V

Dynamic @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
gfs	Forward Transconductance	160	–––	–––	S	V_{DS} = 10V, I_D = 100A
Q_g	Total Gate Charge	–––	150	225	nC	I_D = 100A
Q_{gs}	Gate-to-Source Charge	–––	41	–––		V_{DS} =20V
Q_{gd}	Gate-to-Drain ("Miller") Charge	–––	51	–––		V_{GS} = 10V ⑤
Q_{sync}	Total Gate Charge Sync. (Q_g - Q_{gd})	–––	99	–––		I_D = 100A, V_{DS} =20V, V_{GS} = 10V
$t_{d(on)}$	Turn-On Delay Time	–––	19	–––	ns	V_{DD} = 20V
t_r	Rise Time	–––	70	–––		I_D = 30A
$t_{d(off)}$	Turn-Off Delay Time	–––	78	–––		R_G = 2.7Ω
t_f	Fall Time	–––	53	–––		V_{GS} = 10V ⑤
C_{iss}	Input Capacitance	–––	7330	–––	pF	V_{GS} = 0V
C_{oss}	Output Capacitance	–––	1095	–––		V_{DS} = 25V
C_{rss}	Reverse Transfer Capacitance	–––	745	–––		ƒ = 1.0 MHz, See Fig. 5
C_{oss} eff. (ER)	Effective Output Capacitance (Energy Related) ⑦	–––	1310	–––		V_{GS} = 0V, V_{DS} = 0V to 32V , See Fig. 11
C_{oss} eff. (TR)	Effective Output Capacitance (Time Related)⑥	–––	1735	–––		V_{GS} = 0V, V_{DS} = 0V to 32V

Diode Characteristics



Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	–––	–––	250①	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ②	–––	–––	1000	A	
V_{SD}	Diode Forward Voltage	–––	1.0	1.3	V	T_J = 25°C, I_S = 100A, V_{GS} = 0V ⑤
t_{rr}	Reverse Recovery Time	–––	30	–––	ns	T_J = 25°C, V_R = 34V,
		–––	30	–––		T_J = 125°C, I_F = 100A
Q_{rr}	Reverse Recovery Charge	–––	24	–––	nC	T_J = 25°C, di/dt = 100A/μs ⑤
		–––	25	–––		T_J = 125°C
I_{RRM}	Reverse Recovery Current	–––	1.3	–––	A	T_J = 25°C
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				



Fig 3. Typical Output Characteristics



Fig 4. Typical Output Characteristics



Fig 5. Typical Transfer Characteristics



Fig 6. Normalized On-Resistance vs. Temperature



Fig 7. Typical Capacitance vs. Drain-to-Source Voltage



Fig 8. Typical Gate Charge vs. Gate-to-Source Voltage



Fig 9. Typical Source-Drain Diode Forward Voltage



Fig 10. Maximum Safe Operating Area



Fig 11. Drain-to-Source Breakdown Voltage



Fig 12. Typical C_{OSS} Stored Energy



Fig 13. Typical On-Resistance vs. Drain Current



Fig 14. Maximum Effective Transient Thermal Impedance, Junction-to-Case



Fig 15. Typical Avalanche Current vs.Pulsewidth



Fig 16. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves , Figures 14, 15:
(For further info, see AN-1005 at www.irf.com)

1. Avalanche failures assumption:
   Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax}. This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as T_{jmax} is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 22a, 22b.
4. $P_{D\ (ave)}$ = Average power dissipation per single avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6. I_{av} = Allowable avalanche current.
7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).
   t_{av} = Average time in avalanche.
   D = Duty cycle in avalanche = $t_{av} \cdot f$
   $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

$$P_{D\ (ave)} = 1/2\ (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$
$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$
$$E_{AS\ (AR)} = P_{D\ (ave)} \cdot t_{av}$$



Fig 17. Threshold Voltage vs. Temperature



Fig. 18 - Typical Recovery Current vs. di_f/dt



Fig. 19 - Typical Recovery Current vs. di_f/dt



Fig. 20 - Typical Stored Charge vs. di_f/dt



Fig. 21 - Typical Stored Charge vs. di_f/dt





* V_{GS} = 5V for Logic Level Devices

Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs



Fig 23a. Unclamped Inductive Test Circuit



Fig 23b. Unclamped Inductive Waveforms



Fig 24a. Switching Time Test Circuit



Fig 24b. Switching Time Waveforms



Fig 25a. Gate Charge Test Circuit



Fig 25b. Gate Charge Waveform

D2Pak (TO-263AB) Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
3. (△) DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
4. (△) THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
5. (△) DIMENSION b1 AND c1 APPLY TO BASE METAL ONLY.
6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
7. CONTROLLING DIMENSION: INCH.
8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.

SYMBOL	DIMENSIONS				NOTES
	MILLIMETERS		INCHES		
	MIN.	MAX.	MIN.	MAX.	
A	4.06	4.83	.160	.190	
A1	0.00	0.254	.000	.010	
b	0.51	0.99	.020	.039	
b1	0.51	0.89	.020	.035	5
b2	1.14	1.78	.045	.070	
b3	1.14	1.73	.045	.068	5
c	0.38	0.74	.015	.029	
c1	0.38	0.58	.015	.023	5
c2	1.14	1.65	.045	.065	
D	8.38	9.65	.330	.380	3
D1	6.86	-	.270		4
E	9.65	10.67	.380	.420	3,4
E1	6.22	-	.245		4
e	2.54 BSC		.100 BSC		
H	14.61	15.88	.575	.625	
L	1.78	2.79	.070	.110	
L1	-	1.65	-	.066	4
L2	1.27	1.78	-	.070	
L3	0.25 BSC		.010 BSC		
L4	4.78	5.28	.188	.208	

LEAD ASSIGNMENTS

HEXFET
1.- GATE
2, 4.- DRAIN
3.- SOURCE

IGBTs, CoPACK
1.- GATE
2, 4.- COLLECTOR
3.- EMITTER

DIODES
1.- ANODE *
2, 4.- CATHODE
3.- ANODE

* PART DEPENDENT.

D2Pak (TO-263AB) Part Marking Information

EXAMPLE: THIS IS AN IRF530S WITH
LOT CODE 8024
ASSEMBLED ON WW 02, 2000
IN THE ASSEMBLY LINE "L"

Note: "P" in assembly line position indicates "Lead - Free"

INTERNATIONAL RECTIFIER LOGO

ASSEMBLY LOT CODE



OR

INTERNATIONAL RECTIFIER LOGO

ASSEMBLY LOT CODE



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

TO-262 Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
5. DIMENSION b1 AND c1 APPLY TO BASE METAL ONLY.
6. CONTROLLING DIMENSION: INCH.
7. – OUTLINE CONFORM TO JEDEC TO-262 EXCEPT A1(max.), b(min.) AND D1(min.) WHERE DIMENSIONS DERIVED THE ACTUAL PACKAGE OUTLINE.

SYMBOL	DIMENSIONS				NOTES
	MILLIMETERS		INCHES		
	MIN.	MAX.	MIN.	MAX.	
A	4.06	4.83	.160	.190	
A1	2.03	3.02	.080	.119	
b	0.51	0.99	.020	.039	
b1	0.51	0.89	.020	.035	5
b2	1.14	1.78	.045	.070	
b3	1.14	1.73	.045	.068	5
c	0.38	0.74	.015	.029	
c1	0.38	0.58	.015	.023	5
c2	1.14	1.65	.045	.065	
D	8.38	9.65	.330	.380	3
D1	6.86	–	.270	–	4
E	9.65	10.67	.380	.420	3,4
E1	6.22	–	.245		4
e	2.54 BSC		.100 BSC		
L	13.46	14.10	.530	.555	
L1	–	1.65	–	.065	4
L2	3.56	3.71	.140	.146	

LEAD ASSIGNMENTS

HEXFET

1.– GATE
2.– DRAIN
3.– SOURCE
4.– DRAIN

IGBTs, CoPACK

1.– GATE
2.– COLLECTOR
3.– EMITTER
4.– COLLECTOR

TO-262 Part Marking Information

EXAMPLE: THIS IS AN IRL3103L
LOT CODE 1789
ASSEMBLED ON WW 19, 1997
IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead – Free"



OR



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

Qualification information†

Qualification level	Industrial††	
	(per JEDEC JESD47F††† guidelines)	
Moisture Sensitivity Level	D2Pak	MSL1 (per JEDEC J-STD-020D†††)
	TO-262	Not applicable
RoHS compliant	Yes	

† Qualification standards can be found at International Rectifier's web site: http://www.irf.com/product-info/reliability/

†† Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information: http:www.irf.com/whoto-call/salesrep/

††† Applicable version of JEDEC standard at the time of product release.

Data and specifications subject to change without notice.

IR WORLD HEADQUARTERS: 101N Sepulveda., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information.