# **Hex Gate**

The MC14572UB hex functional gate is constructed with MOS P–channel and N–channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired. The chip contains four inverters, one NOR gate and one NAND gate.


- Diode Protection on All Inputs
- Single Supply Operation
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- NOR Input Pin Adjacent to VSS Pin to Simplify Use As An Inverter
- NAND Input Pin Adjacent to VDD Pin to Simplify Use As An Inverter
- NOR Output Pin Adjacent to Inverter Input Pin For OR Application
- NAND Output Pin Adjacent to Inverter Input Pin For AND Application
- Capable of Driving Two Low–power TTL Loads or One Low–Power Schottky TTL Load over the Rated Temperature Range


#### MAXIMUM RATINGS\* (Voltages Referenced to VSS) Symbol Parameter Value Unit DC Supply Voltage - 0.5 to + 18.0 VDD V Input or Output Voltage (DC or Transient) Vin, Vout – 0.5 to V<sub>DD</sub> + 0.5 V Input or Output Current (DC or Transient), ±10 mΑ I<sub>in</sub>, I<sub>out</sub> per Pin $P_D$ Power Dissipation, per Package† 500 mW Storage Temperature - 65 to + 150 °C Tstg °C ΤL Lead Temperature (8-Second Soldering) 260


\* Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating:

Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: – 12 mW/°C From 100°C To 125°C


### **CIRCUIT SCHEMATIC**








MC14572UB





1OTOROLA

#### ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

		V <sub>DD</sub> Vdc	– 55°C		25°C			125°C		
Characteristic	Symbol		Min	Мах	Min	Typ #	Max	Min	Max	Unit
Output Voltage "0" Le V <sub>in</sub> = V <sub>DD</sub> or 0	vel V <sub>OL</sub>	5.0 10 15		0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	Vdc
V <sub>in</sub> = 0 or V <sub>DD</sub> "1" Le	vel V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95		Vdc
Input Voltage "0" Le $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	vel V <sub>IL</sub>	5.0 10 15		1.0 2.0 2.5		2.25 4.50 6.75	1.0 2.0 2.5		1.0 2.0 2.5	Vdc
"1" Le $(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	vel VIH	5.0 10 15	4.0 8.0 12.5		4.0 8.0 12.5	2.75 5.50 8.25		4.0 8.0 12.5		Vdc
$\begin{array}{l} \mbox{Output Drive Current} \\ (V_{OH} = 2.5 \ Vdc) & Sou \\ (V_{OH} = 4.6 \ Vdc) \\ (V_{OH} = 9.5 \ Vdc) \\ (V_{OH} = 13.5 \ Vdc) \end{array}$	IOH	5.0 5.0 10 15	- 1.2 - 0.25 - 0.62 - 1.8	  	- 1.0 - 0.2 - 0.5 - 1.5	- 1.7 - 0.36 - 0.9 - 3.5	 	- 0.7 - 0.14 - 0.35 - 1.1	  	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)	ink I <sub>OL</sub>	5.0 10 15	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4		mAdc
Input Current	l <sub>in</sub>	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	-	-	—	_	5.0	7.5	_	_	pF
Quiescent Current (Per Package)	IDD	5.0 10 15		0.25 0.5 1.0		0.0005 0.0010 0.0015	0.25 0.5 1.0		7.5 15 30	μAdc
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C <sub>L</sub> = 50 pF on all outputs, a buffers switching)	ΓT	5.0 10 15			I <sub>T</sub> = (3	.89 μA/kHz) .80 μA/kHz) .68 μA/kHz)	f + I <sub>DD</sub>			μAdc

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

\*\* The formulas given are for the typical characteristics only at  $25^{\circ}$ C.

†To calculate total supply current at loads other than 50 pF:

 $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$ 

where: IT is in  $\mu$ A (per package), CL in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.006.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.

PI					
OUT <sub>A</sub> [	1 •	16	D V <sub>DD</sub>		
IN <sub>A</sub> [	2	15	] IN 2 <sub>F</sub>		
out <sub>b</sub> [	3	14	] IN 1 <sub>F</sub>		
IN <sub>B</sub> [	4	13	] OUT <sub>F</sub>		
OUT <sub>C</sub> [	5	12	] IN <sub>E</sub>		
IN 1 <sub>C</sub> [	6	11	] OUT <sub>E</sub>		
IN 2 <sub>C</sub> [	7	10	] IN <sub>D</sub>		
v <sub>ss</sub> [	8	9	] OUT <sub>D</sub>		

## SWITCHING CHARACTERISTICS\* (CL = 50 pF, TA = $25^{\circ}$ C)

Characteristic	Symbol	V <sub>DD</sub>	Min	Typ #	Max	Unit
Output Rise Time $t_{TLH} = (3.0 \text{ ns/pF}) \text{ C}_{L} + 30 \text{ ns}$ $t_{TLH} = (1.5 \text{ ns/pF}) \text{ C}_{L} + 15 \text{ ns}$ $t_{TLH} = (1.1 \text{ ns/pF}) \text{ C}_{L} + 10 \text{ ns}$	τιн	5.0 10 15		180 90 65	360 180 130	ns
Output Fall Time t <sub>THL</sub> = (1.5 ns/pF) C <sub>L</sub> + 25 ns t <sub>THL</sub> = (0.75 ns/pF) C <sub>L</sub> + 12.5 ns t <sub>THL</sub> = (0.55 ns/pF) C <sub>L</sub> + 9.5 ns	ΨΗL	5.0 10 15		100 50 40	200 100 80	ns
Propagation Delay Time tpLH, tpHL = (1.7 ns/pF) CL + 5 ns tpLH, tpHL = (0.66 ns/pF) CL + 17 ns tpLH, tpHL = (0.5 ns/pF) CL + 15 ns	<sup>t</sup> PLH, <sup>t</sup> PHL	5.0 10 15		90 50 40	180 100 80	ns

\* The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.






Figure 1. Switching Time Test Circuits and Waveforms

### **OUTLINE DIMENSIONS**





Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and M are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,

51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

٥



MC14572UB/D