74LVC244A; 74LVCH244A

Octal buffer/line driver; 3-state

Rev. 12 — 16 September 2021 Product data sheet

1. General description

The 74LVC244A; 74LVCH244A are 8-bit buffer/line drivers with 3-state outputs. The devices can be used as two 4-bit buffers or one 8-bit buffer. Both devices features two output enables (1$\overline{OE}$ and 2$\overline{OE}$), each controlling four of the 3-state outputs. A HIGH on n$\overline{OE}$ causes the outputs to assume a high-impedance OFF-state. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device is fully specified for partial power down applications using I_{OFF}. The I_{OFF} circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

2. Features and benefits

- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low-power consumption
- Direct interface with TTL levels
- Overvoltage tolerant inputs to 5.5 V
- I_{OFF} circuitry provdes partial Power-down mode operation
- Bus hold on all data inputs (74LVCH244A only)
- Complies with JEDEC standard:
  - JESD8-7A (1.65 V to 1.95 V)
  - JESD8-5A (2.3 V to 2.7 V)
  - JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115B exceeds 200 V
  - CDM JESD22-C101E exceeds 1000 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C

3. Ordering information

Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74LVC244AD	-40 °C to +125 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1
74LVCH244AD				
74LVC244APW	-40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1
74LVCH244APW				
74LVC244ABQ	-40 °C to +125 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 × 4.5 × 0.85 mm	SOT764-1
74LVCH244ABQ				
74LVC244ABZ	-40 °C to +125 °C	DHXQFN20	plastic, leadless dual in-line compatible thermal enhanced extreme thin quad flat package; no leads; 20 terminals; 0.4 mm pitch; body 2 mm × 3.2 mm × 0.48 mm	SOT8020-1

4. Functional diagram



Fig. 1. IEC logic diagram



Fig. 2. Functional diagram

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved



Fig. 3. Logic symbol

5. Pinning information

5.1. Pinning



Fig. 4. Pin configuration SOT163-1 (SO20) and SOT360-1 (TSSOP20)



Transparent top view

(1) This is not a ground pin. There is no electrical or mechanical requirement to solder the pad. In case soldered, the solder land should remain floating or connected to GND.

Fig. 5. Pin configuration SOT764-1 (DHVQFN20)

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved



Transparent top view

(1) This is not a ground pin. There is no electrical or mechanical requirement to solder the pad. In case soldered, the solder land should remain floating or connected to GND.

Fig. 6. Pin configuration SOT8020-1 (DHXQFN20)

5.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
1$\overline{OE}$, 2$\overline{OE}$	1, 19	output enable input (active low)
1A0, 1A1, 1A2, 1A3	2, 4, 6, 8	data input
2Y0, 2Y1, 2Y2, 2Y3	3, 5, 7, 9	data output
GND	10	ground (0 V)
2A0, 2A1, 2A2, 2A3	17, 15, 13, 11	data input
1Y0, 1Y1, 1Y2, 1Y3,	18, 16, 14, 12	data output
V_{CC}	20	supply voltage

6. Functional description

Table 3. Function table

H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

Control	Input	Output
n$\overline{OE}$	**nAn**	**nYn**
L	L	L
L	H	H
H	X	Z

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V_{CC}	supply voltage			-0.5	+6.5	V
I_{IK}	input clamping current	$V_I < 0$ V		-50	-	mA
V_I	input voltage		[1]	-0.5	+6.5	V
I_{OK}	output clamping current	$V_O > V_{CC}$ or $V_O < 0$ V		-	±50	mA
V_O	output voltage	output HIGH or LOW	[2]	-0.5	V_{CC} + 0.5	V
		output 3-state	[2]	-0.5	+6.5	V
I_O	output current	V_O = 0 V to V_{CC}		-	±50	mA
I_{CC}	supply current			-	100	mA
I_{GND}	ground current			-100	-	mA
T_{stg}	storage temperature			-65	+150	°C
P_{tot}	total power dissipation	T_{amb} = -40 °C to +125 °C				
		SOT163-1; SOT360-1; SOT764-1	[3]	-	500	mW
		SOT8020-1		-	250	mW

[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.
[2] The output voltage ratings may be exceeded if the output current ratings are observed.
[3] For SOT163-1 (SO20) package: P_{tot} derates linearly with 12.3 mW/K above 109 °C.
For SOT360-1 (TSSOP20) package: P_{tot} derates linearly with 10.0 mW/K above 100 °C.
For SOT764-1 (DHVQFN20) package: P_{tot} derates linearly with 12.9 mW/K above 111 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{CC}	supply voltage		1.65	-	3.6	V
		functional	1.2	-	3.6	V
V_I	input voltage		0	-	5.5	V
V_O	output voltage	output HIGH or LOW	0	-	V_{CC}	V
		output 3-state	0	-	5.5	V
T_{amb}	ambient temperature	in free air	-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V_{CC} = 1.2 V to 2.7 V	0	-	20	ns/V
		V_{CC} = 2.7 V to 3.6 V	0	-	10	ns/V

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ [1]	Max	Min	Max	
V_{IH}	HIGH-level input voltage	V_{CC} = 1.2 V	1.08	-	-	1.08	-	V
		V_{CC} = 1.65 V to 1.95 V	$0.65V_{CC}$	-	-	$0.65V_{CC}$	-	V
		V_{CC} = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V
		V_{CC} = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
V_{IL}	LOW-level input voltage	V_{CC} = 1.2 V	-	-	0.12	-	0.12	V
		V_{CC} = 1.65 V to 1.95 V	-	-	$0.35V_{CC}$	-	$0.35V_{CC}$	V
		V_{CC} = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V
		V_{CC} = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V
V_{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}						
		I_O = -100 µA; V_{CC} = 1.65 V to 3.6 V	V_{CC} - 0.2	-	-	V_{CC} - 0.3	-	V
		I_O = -4 mA; V_{CC} = 1.65 V	1.2	-	-	1.05	-	V
		I_O = -8 mA; V_{CC} = 2.3 V	1.8	-	-	1.65	-	V
		I_O = -12 mA; V_{CC} = 2.7 V	2.2	-	-	2.05	-	V
		I_O = -18 mA; V_{CC} = 3.0 V	2.4	-	-	2.25	-	V
		I_O = -24 mA; V_{CC} = 3.0 V	2.2	-	-	2.0	-	V
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}						
		I_O = 100 µA; V_{CC} = 1.65 V to 3.6 V	-	-	0.2	-	0.3	V
		I_O = 4 mA; V_{CC} = 1.65 V	-	-	0.45	-	0.65	V
		I_O = 8 mA; V_{CC} = 2.3 V	-	-	0.6	-	0.8	V
		I_O = 12 mA; V_{CC} = 2.7 V	-	-	0.4	-	0.6	V
		I_O = 24 mA; V_{CC} = 3.0 V	-	-	0.55	-	0.8	V
I_I	input leakage current	V_I = 5.5 V or GND; V_{CC} = 3.6 V [2]	-	±0.1	±5	-	±20	µA
I_{OZ}	OFF-state output current	$V_I = V_{IH}$ or V_{IL}; V_O = 5.5 V or GND; V_{CC} = 3.6 V [2]	-	±0.1	±5	-	±20	µA
I_{OFF}	power-off leakage current	V_I or V_O = 5.5 V; V_{CC} = 0.0 V	-	±0.1	±10	-	±20	µA
I_{CC}	supply current	$V_I = V_{CC}$ or GND; I_O = 0 A; V_{CC} = 3.6 V	-	0.1	10	-	40	µA
ΔI_{CC}	additional supply current	per input pin; $V_I = V_{CC}$ - 0.6 V; I_O = 0 A; V_{CC} = 2.7 V to 3.6 V	-	5	500	-	5000	µA
C_I	input capacitance		-	4.0	-	-	-	pF

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ [1]	Max	Min	Max	
I_{BHL}	bus hold LOW current	V_{CC} = 1.65 V; V_I = 0.58 V [3][4]	10	-	-	10	-	µA
		V_{CC} = 2.3 V; V_I = 0.7 V	30	-	-	25	-	µA
		V_{CC} = 3.0 V; V_I = 0.8 V	75	-	-	60	-	µA
I_{BHH}	bus hold HIGH current	V_{CC} = 1.65 V; V_I = 1.07 V [3][4]	-10	-	-	-10	-	µA
		V_{CC} = 2.3 V; V_I = 1.7 V	-30	-	-	-25	-	µA
		V_{CC} = 3.0 V; V_I = 2.0 V	-75	-	-	-60	-	µA
I_{BHLO}	bus hold LOW overdrive current	V_{CC} = 1.95 V [3][5]	200	-	-	200	-	µA
		V_{CC} = 2.7 V	300	-	-	300	-	µA
		V_{CC} = 3.6 V	500	-	-	500	-	µA
I_{BHHO}	bus hold HIGH overdrive current	V_{CC} = 1.95 V [3][5]	-200	-	-	-200	-	µA
		V_{CC} = 2.7 V	-300	-	-	-300	-	µA
		V_{CC} = 3.6 V	-500	-	-	-500	-	µA

[1] All typical values are measured at V_{CC} = 3.3 V (unless stated otherwise) and T_{amb} = 25 °C.
[2] The bus hold circuit is switched off when $V_I > V_{CC}$ allowing 5.5 V on the input terminal.
[3] Valid for data inputs of bus hold parts only (74LVCH244A). Note that control inputs do not have a bus hold circuit.
[4] The specified sustaining current at the data input holds the input below the specified V_I level.
[5] The specified overdrive current at the data input forces the data input to the opposite input state.

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Fig. 9.

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ [1]	Max	Min	Max	
t_{pd}	propagation delay	nAn to nYn; see Fig. 7 [2]						
		V_{CC} = 1.2 V	-	17.0	-	-	-	ns
		V_{CC} = 1.65 V to 1.95 V	1.5	6.4	13.7	1.5	15.8	ns
		V_{CC} = 2.3 V to 2.7 V	1.0	3.4	7.1	1.0	8.2	ns
		V_{CC} = 2.7 V	1.5	3.4	6.9	1.5	9.0	ns
		V_{CC} = 3.0 V to 3.6 V	1.5	2.9	5.9	1.5	7.5	ns
t_{en}	enable time	$n\overline{OE}$ to nYn; see Fig. 8 [2]						
		V_{CC} = 1.2 V	-	24.0	-	-	-	ns
		V_{CC} = 1.65 V to 1.95 V	1.5	7.0	17.3	1.5	20.0	ns
		V_{CC} = 2.3 V to 2.7 V	1.5	3.9	9.5	1.5	11.0	ns
		V_{CC} = 2.7 V	1.5	4.1	8.6	1.5	11.0	ns
		V_{CC} = 3.0 V to 3.6 V	1.0	3.2	7.6	1.0	9.5	ns
t_{dis}	disable time	$n\overline{OE}$ to nYn; see Fig. 8 [2]						
		V_{CC} = 1.2 V	-	9.0	-	-	-	ns
		V_{CC} = 1.65 V to 1.95 V	2.2	4.5	9.8	2.2	11.3	ns
		V_{CC} = 2.3 V to 2.7 V	0.5	3.6	5.5	0.5	6.4	ns
		V_{CC} = 2.7 V	1.5	3.3	6.8	1.5	8.5	ns
		V_{CC} = 3.0 V to 3.6 V	1.5	3.1	5.8	1.5	7.5	ns
$t_{sk(o)}$	output skew time	[3]	-	-	1.0	-	1.5	ns
C_{PD}	power dissipation capacitance	per input; V_I = GND to V_{CC} [4]						
		V_{CC} = 1.65 V to 1.95 V	-	6.4	-	-	-	pF
		V_{CC} = 2.3 V to 2.7 V	-	9.6	-	-	-	pF
		V_{CC} = 3.0 V to 3.6 V	-	12.5	-	-	-	pF

[1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 1.2 V, 1.8 V, 2.5 V, 2.7 V, and 3.3 V respectively.

[2] t_{pd} is the same as t_{PLH} and t_{PHL}.
t_{en} is the same as t_{PZL} and t_{PZH}.
t_{dis} is the same as t_{PLZ} and t_{PHZ}.

[3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

[4] C_{PD} is used to determine the dynamic power dissipation (P_D in µW).
$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o)$ where:
f_i = input frequency in MHz; f_o = output frequency in MHz
C_L = output load capacitance in pF
V_{CC} = supply voltage in Volts
N = number of inputs switching
$\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved

10.1. Waveforms and test circuit



Measurement points are given in Table 8.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig. 7. The input (nAn) to output (nYn) propagation delays



Measurement points are given in Table 8.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig. 8. 3-state enable and disable times

Table 8. Measurement points

Supply voltage	Input		Output		
V_{CC}	V_I	V_M	V_M	V_X	V_Y
1.2 V	V_{CC}	0.5 × V_{CC}	0.5 × V_{CC}	V_{OL} + 0.15 V	V_{OH} - 0.15 V
1.65 V to 1.95 V	V_{CC}	0.5 × V_{CC}	0.5 × V_{CC}	V_{OL} + 0.15 V	V_{OH} - 0.15 V
2.3 V to 2.7 V	V_{CC}	0.5 × V_{CC}	0.5 × V_{CC}	V_{OL} + 0.15 V	V_{OH} - 0.15 V
2.7 V	2.7 V	1.5 V	1.5 V	V_{OL} + 0.3 V	V_{OH} - 0.3 V
3.0 V to 3.6 V	2.7 V	1.5 V	1.5 V	V_{OL} + 0.3 V	V_{OH} - 0.3 V

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved



Test data is given in Table 9.

Definitions for test circuit:

R_L = Load resistance.

C_L = Load capacitance including jig and probe capacitance.

R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

V_{EXT} = External voltage for measuring switching times.

Fig. 9. Test circuit for measuring switching times

Table 9. Test data

Supply voltage	Input		Load		V_{EXT}		
	V_I	t_r, t_f	C_L	R_L	t_{PLH}, t_{PHL}	t_{PLZ}, t_{PZL}	t_{PHZ}, t_{PZH}
1.2 V	V_{CC}	≤ 2 ns	30 pF	1 kΩ	open	2 × V_{CC}	GND
1.65 V to 1.95 V	V_{CC}	≤ 2 ns	30 pF	1 kΩ	open	2 × V_{CC}	GND
2.3 V to 2.7 V	V_{CC}	≤ 2 ns	30 pF	500 Ω	open	2 × V_{CC}	GND
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	2 × V_{CC}	GND
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	2 × V_{CC}	GND

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved

Contents

1. General description....1
2. Features and benefits....1
3. Ordering information....2
4. Functional diagram....2
5. Pinning information....3
5.1. Pinning....3
5.2. Pin description....4
6. Functional description....4
7. Limiting values....5
8. Recommended operating conditions....5
9. Static characteristics....6
10. Dynamic characteristics....8
10.1. Waveforms and test circuit....9
11. Package outline....11
12. Abbreviations....15
13. Revision history....15
14. Legal information....16

© **Nexperia B.V. 2021. All rights reserved**

For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 16 September 2021