# W83627HG-AW 

W83627G-AW NUVOTON LPC I/O

Date: 2009/04/03 Revision: 2.63

## Table of Contents

1. GENERAL DESCRIPTION ..... 1
2. FEATURES ..... 3
3. BLOCK DIAGRAM FOR W83627G-AW ..... 6
4. BLOCK DIAGRAM FOR W83627HG-AW ..... 7
5. PIN CONFIGURATION FOR W83627G-AW ..... 8
6. PIN CONFIGURATION FOR W83627HG-AW ..... 9
7. PIN DESCRIPTION ..... 10
7.1 LPC Interface ..... 11
7.2 FDC Interface ..... 12
7.3 Multi-Mode Parallel Port. ..... 13
7.4 Serial Port Interface ..... 19
7.5 KBC Interface ..... 20
7.6 ACPI InTERFACE ..... 20
7.7 Hardware Monitor Interface. ..... 21
7.8 Game Port \& MIDI Port ..... 22
7.9 General Purpose I/O Port ..... 23
7.9.1 General Purpose I/O Port 1 (Power source is Vcc) ..... 23
7.9.2 General Purpose I/O Port 2 (Power source is Vcc) ..... 23
7.9.3 General Purpose I/O Port 3 (Power souce is VSB) ..... 24
7.10 POWER PINS ..... 24
8. HARDWARE MONITOR ..... 25
8.1 General Description ..... 25
8.2 Access Interface ..... 25
8.2.1 LPC interface ..... 25
8.3 ANALOG InPuts, ..... 30
8.3.1 Monitor over 4.096V voltage ..... 30
8.3.2 Monitor negative voltage ..... 31
8.3.3 Temperature Measurement Machine ..... 31
8.4 2.4 FAN Speed Count and FAN Speed Control ..... 33
8.4.1 Fan speed count ..... 33
8.4.2 Fan speed control ..... 35
8.5 SMI\# INTERRUPT MODE ..... 35
8.5.1 Voltage SMI\# mode ..... 35
8.5.2 Fan SMI\# mode ..... 36
8.5.3 Temperature 1 SMI\# modes ..... 36
8.5.4 Temperature 2, 3 SMI\# modes ..... 37
8.6 OVT\# InTERRUPT MODE ..... 39
8.7 REGISTERS AND RAM ..... 40
9. SERIAL IRQ ..... 74
9.1 Start Frame ..... 74
9.2 IRQ/Data Frame ..... 74
9.3 STOP FRAME ..... 75
10. UART PORT ..... 76
10.1 UniVERSAL Asynchronous Receiver/Transmitter (UART A, UART B) ..... 76
10.2 REGISTER DESCRIPTION ..... 76
10.2.1 UART Control Register (UCR) (Read/Write) ..... 76
10.2.2 UART Status Register (USR) (Read/Write) ..... 79
10.2.3 Handshake Control Register (HCR) (Read/Write) ..... 79
10.2.4 Handshake Status Register (HSR) (Read/Write) ..... 80
10.2.5 UART FIFO Control Register (UFR) (Write only) ..... 81
10.2.6 Interrupt Status Register (ISR) (Read only) ..... 82
10.2.7 Interrupt Control Register (ICR) (Read/Write) ..... 83
10.2.8 Programmable Baud Generator (BLL/BHL) (Read/Write) ..... 83
10.2.9 User-defined Register (UDR) (Read/Write) ..... 84
11. CONFIGURATION REGISTER. ..... 85
11.1 Plug and Play Configuration ..... 85
11.1.1 Compatible PnP ..... 85
11.1.2 Configuration Sequence ..... 86
11.2 Chip ( Global) Control Register. ..... 88
11.3 LOGICAL DEVICE 0 (FDC) ..... 93
11.4 Logical Device 1 (Parallel Port) ..... 97
11.5 Logical Device 2 (UART A) ..... 98
11.6 Logical Device 3 (UART B) ..... 99
11.7 Logical Device 5 (KBC) ..... 101
11.8 Logical Device 6 (CIR) ..... 102
11.9 Logical Device 7 ( Game Port, MIDI Port and GPiO Port 1 ) ..... 102
11.10 Logical Device 8 ( GPIO Port 2 and Watch Dog Timer) ..... 103
11.11 Logical Device 9 ( GPIO Port 3, VSB powered ) ..... 105
11.12 Logical Device A ( ACPI) ..... 106
11.13 Logical Device B ( Hardware Monitor ) ..... 113
12. SPECIFICATIONS ..... 115
12.1 Absolute Maximum Ratings ..... 115
12.2 DC CHARACTERISTICS ..... 115
13. APPLICATION CIRCUITS ..... 124
13.1 Parallel Port Extension FDD ..... 124
13.2 Parallel Port Extension 2FDD ..... 125
13.3 Four FDD Mode ..... 125
14. ORDERING INFORMATION ..... 126
15. TOP MARKING SPECIFICATIONS ..... 126
16. PACKAGE DIMENSIONS ..... 127
17. REVISION HISTORY ............................................................................................................................... 128
APPENDIX A : DEMO CIRCUIT........................................................................................................................ 131131
18. 

## 1. GENERAL DESCRIPTION

The W83627HG and W83627G are evolving product from Winbond's most popular I/O family. They feature a whole new interface, namely LPC (Low Pin Count) interface, which will be supported in the next generation Intel chip-set. This interface as its name suggests is to provide an economical implementation of I/O's interface with lower pin count and still maintains equivalent performance as its ISA interface counterpart. Approximately 40 pin counts are saved in LPC I/O comparing to ISA implementation. With this additional freedom, we can implement more devices on a single chip as demonstrated in W83627G/HG's integration of Game Port and MIDI Port.It is fully transparent in terms of software which means no BIOS or device driver update is needed except chip-specific configuration.
The disk drive adapter functions of W83627G/HG include a floppy disk drive controller compatible with the industry standard 82077/ 765, data separator, write pre-compensation circuit, decode logic, data rate selection, clock generator, drive interface control logic, and interrupt and DMA logic. The wide range of functions integrated onto the W83627G/HG greatly reduces the number of components required for interfacing with floppy disk drives. The W83627G/HG supports four $360 \mathrm{~K}, 720 \mathrm{~K}, 1.2 \mathrm{M}$, 1.44 M , or 2.88 M disk drives and data transfer rates of $250 \mathrm{~Kb} / \mathrm{s}, 300 \mathrm{~Kb} / \mathrm{s}, 500 \mathrm{~Kb} / \mathrm{s}, 1 \mathrm{Mb} / \mathrm{s}$, and 2 $\mathrm{Mb} / \mathrm{s}$.
The W83627G/HG provides two high-speed serial communication ports (UARTs), one of which supports serial Infrared communication. Each UART includes a 16 -byte send/receive FIFO, a programmable baud rate generator, complete modem control capability, and a processor interrupt system. Both UARTs provide legacy speed with baud rate up to 115.2 k bps and also advanced speed with baud rates of $230 \mathrm{k}, 460 \mathrm{k}$, or 921 k bps which support higher speed modems. In addition, the W83627G/HG provides IR functions : IrDA 1.0 (SIR for 1.152 K bps) and TV remote IR (Consumer IR, supporting NEC, RC-5, extended RC-5, and RECS-80 protocols ) .

The W83627G/HG supports one PC-compatible printer port (SPP), Bi-directional Printer port (BPP) and also Enhanced Parallel Port (EPP) and Extended Capabilities Port (ECP) . Through the printer port interface pins, also available are : Extension FDD Mode and Extension 2FDD Mode allowing one or two external floppy disk drives to be connected.
The configuration registers support mode selection, function enable/disable, and power down function selection. Furthermore, the configurable PnP features are compatible with the plug-and-play feature demand of Windows $95 / 98^{\mathrm{TM}}$, which makes system resource allocation more efficient than ever.
The W83627G/HG provides functions that complies with ACPI (Advanced Configuration and Power Interface ), which includes support of legacy and ACPI power management through PME\# or PSOUT\# function pins. For OnNow keyboard Wake-Up, OnNow mouse Wake-Up, and OnNow CIR Wake-Up. The W83627G/HG also has auto power management to reduce the power consumption.
The keyboard controller is based on 8042 compatible instruction set with a 2 K Byte programmable ROM and a 256-Byte RAM bank. Keyboard BIOS firmware are available with optional AMIKEY ${ }^{\top M}{ }^{-2}$, Phoenix MultiKey $/ 42^{\text {TM }}$, or customer code.
The W83627G/HG provides a set of flexible I/O control functions to the system designer through a set of General Purpose I/O ports. These GPIO ports may serve as simple I/O or may be individually configured to provide a predefined alternate function. General Purpose Port 1 is designed to be functional even in power down mode (VCC is off).

## nuvoTon

The W83627G/HG is made to fully comply with Microsoft PC98 and PC99 Hardware Design Guide. Moreover W83627G/HG is made to meet the specification of PC98/PC99's requirement in the power management : ACPI and DPM (Device Power Management) .

The W83627G/HG contains a game port and a MIDI port. The game port is designed to support 2 joysticks and can be applied to all standard PC game control devices, They are very important for a entertainment or consumer computer.
Only the W83627HG support hardware status monitoring for personal computers. It can be used to monitor several critical hardware parameters of the system, including power supply voltages, fan speeds, and temperatures, which are very important for a high-end computer system to work stably and properly.

## nuvoton

## 2. FEATURES

## General

- Meet LPC Spec. 1.0
- Support LDRQ\# (LPC DMA) , SERIRQ (serial IRQ)
- Include all the features of Winbond I/O W83977TF and W83977EF
- Integrate Hardware Monitor functions
- Compliant with Microsoft PC98/PC99 Hardware Design Guide
- Support DPM (Device Power Management), ACPI
- Programmable configuration settings
- Single 24 or 48 MHz clock input


## FDC

- Compatible with IBM PC AT disk drive systems
- Variable write pre-compensation with track selectable capability
- Support vertical recording format
- DMA enable logic
- 16-byte data FIFOs
- Support floppy disk drives and tape drives
- Detects all overrun and underrun conditions
- Built-in address mark detection circuit to simplify the read electronics
- FDD anti-virus functions with software write protect and FDD write enable signal (write data signal was forced to be inactive )
- Support up to four 3.5 -inch or 5.25 -inch floppy disk drives
- Completely compatible with industry standard 82077
- $360 \mathrm{~K} / 720 \mathrm{~K} / 1.2 \mathrm{M} / 1.44 \mathrm{M} / 2.88 \mathrm{M}$ format; $250 \mathrm{~K}, 300 \mathrm{~K}, 500 \mathrm{~K}, 1 \mathrm{M}, 2 \mathrm{M}$ bps data transfer rate
- Support 3-mode FDD, and its Win95/98 driver


## UART

- Two high-speed 16550 compatible UARTs with 16 -byte send/receive FIFOs
- MIDI compatible
- Fully programmable serial-interface characteristics :
- $5,6,7$ or 8 -bit characters
- Even, odd or no parity bit generation/detection
- $1,1.5$ or 2 stop bits generation
- Internal diagnostic capabilities :
- Loop-back controls for communications link fault isolation
- Break, parity, overrun, framing error simulation


## nuvoton

- Programmable baud generator allows division of 1.8461 MHz and 24 MHz by 1 to ( $2^{16}-1$ )
- Maximum baud rate up to 921 k bps for 14.769 MHz and 1.5 M bps for 24 MHz


## Infrared

- Support IrDA version 1.0 SIR protocol with maximum baud rate up to 115.2 K bps


## Parallel Port

- Compatible with IBM parallel port
- Support PS/2 compatible bi-directional parallel port
- Support Enhanced Parallel Port (EPP) - Compatible with IEEE 1284 specification
- Support Extended Capabilities Port (ECP) - Compatible with IEEE 1284 specification
- Extension FDD mode supports disk drive B; and Extension 2FDD mode supports disk drives A and $B$ through parallel port
- Enhanced printer port back-drive current protection


## Keyboard Controller

- 8042 based with optional F/W from AMIKKEY ${ }^{\top M}$-2,or customer code with 2 K bytes of programmable ROM, and 256 bytes of RAM
- Asynchronous Access to Two Data Registers and One status Register
- Software compatibility with the 8042
- Support PS/2 mouse
- Support port 92
- Support both interrupt and polling modes
- Fast Gate A20 and Hardware Keyboard Reset
- 8 Bit Timer/ Counter
- Support binary and BCD arithmetic
- $6 \mathrm{MHz}, 8 \mathrm{MHz}$, 12 MHz , or 16 MHz operating frequency


## Game Port

- Support two separate Joysticks
- Support every Joystick two axis ( $\mathrm{X}, \mathrm{Y}$ ) and two button ( $\mathrm{A}, \mathrm{B}$ ) controllers


## MIDI Port

- The baud rate is 31.25 Kbaud
- 16-byte input FIFO
- 16-byte output FIFO


## General Purpose I/O Ports

- 22 programmable general purpose I/O ports
- General purpose I/O ports can serve as simple I/O ports, interrupt steering inputs, watch dog timer output, power LED output, infrared I/O pins, KBC control I/O pins, suspend LED output, RSMRST\# signal, PWROK signal, Beep output
- Functional in power down mode (GP1 only)


## OnNow Functions

- Keyboard Wake-Up by programmable keys
- Mouse Wake-Up by programmable buttons
- CIR Wake-Up by programmable keys
- On Now Wake-Up from all of the ACPI sleeping states (S1-S5)


## Hardware Monitor Functions ( Only for W83627HG )

- 5 VID input pins for CPU Vcore identification
- 3 thermal inputs from optionally remote thermistors or 2N3904 transistors or Pentium ${ }^{\text {TM }}$ II (Deschutes) thermal diode output
- 7 positive voltage inputs (typical for $+12 \mathrm{~V},-12 \mathrm{~V},+5 \mathrm{~V},-5 \mathrm{~V},+3.3 \mathrm{~V}, \mathrm{VcoreA}, \mathrm{VcoreB}$ )
- 2 intrinsic voltage monitoring (typical for Vbat, +5 VSB )
- 3 fan speed monitoring inputs
- 2 fan speed control
- Build in Case open detection circuit
- WATCHDOG comparison of all monitored values
- Programmable hysteresis and setting points for all monitored items
- Over temperature indicate output
- Automatic Power On voltage detection Beep
- Issue SMI\#, IRQ, OVT\# to activate system protection
- Intel LDCM $^{\text {TM }} /$ Acer ADM $^{\text {TM }}$ compatible


## Package

- 128-pin PQFP


## nUVOTOn

## 3. Block Diagram for W83627G-AW

LRESET\#, LCLK, LFRAME\#, LAD[3:0], LDRQ\#, SERIRQ


## 4. BLOCK DIAGRAM FOR W83627HG-AW

LRESET\#, LCLK, LFRAME\#, LAD[3:0], LDRQ\#, SERIRQ


## 5. PIN CONFIGURATION for W83627G-AW



## 6. PIN CONFIGURATION for W83627HG-AW



## 7. PIN DESCRIPTION

| Type | Description |
| :---: | :---: |
| I/O8t | TTL level bi-directional pin with 8mA source-sink capability |
| $\mathrm{l} / \mathrm{O}_{12 \mathrm{t}}$ | TTL level bi-directional pin with 12 mA source-sink capability |
| $\mathrm{l} / \mathrm{O}_{24 \mathrm{t}}$ | TTL level bi-directional pin with 24 mA source-sink capability |
| l/O $\mathbf{1}_{12 \mathrm{tp} 3}$ | 3.3V TTL level bi-directional pin with 12 mA source-sink capability |
| 1/O ${ }_{12 \text { ts }}$ | TTL level Schmitt-rrigger bi-directional pin with 12 mA source-sink capability |
| $1 / \mathrm{O}_{24}$ ts | TTL level Schmitt-trigger bi-directional pin with 24 mA source-sink capability |
| $\mathrm{I} / \mathrm{O}_{24 \text { tsp3 }}$ | 3.3V TTL level Schmitt-trigger bi-directional pin with 24 mA source-sink capability |
| I/OD ${ }_{12 \mathrm{t}}$ | TTL level bi-directional pin and open-drain output with 12mA sink capability |
| $1 / \mathrm{OD}_{24 \mathrm{t}}$ | TTL level bi-directional pin and open-drain output with 24 mA sink capability |
| $\mathrm{l} / \mathrm{OD}_{12 \text { ts }}$ | TTL level Schmitt-trigger bi-directional pin and open-drain output with 12mA sink capability |
| $\mathrm{I} / \mathrm{OD}_{16 \text { ts }}$ | TTL level Schmitt-trigger bi-directional pin and open-drain output with 16 mA sink capability |
| $1 / O D_{24 t s}$ | TTL level Schmitt-trigger bi-directional pin and open-drain output with 24 mA sink capability |
| I/OD ${ }_{12 \mathrm{cs}}$ | CMOS level Schmitt-trigger bi-directional pin and open-drain output with 12 mA sink capability |
| I/OD ${ }_{16 \mathrm{cs}}$ | CMOS level Schmitt-trigger bi-directional pin and open-drain output with 16 mA sink capability |
| I/OD ${ }_{12 \mathrm{csd}}$ | CMOS level Schmitt-trigger bi-directional pin with internal pull down resistor and open-drain output with 12 mA sink capability |
| I/OD ${ }_{12 \text { csu }}$ | CMOS level Schmitt-trigger bi-directional pin with internal pull up resistor and open-drain output with 12 mA sink capability |
| $\mathrm{O}_{4}$ | Output pin with 4 mA source-sink capability |
| $\mathrm{O}_{8}$ | Output pin with 8 mA source-sink capability |
| $\mathrm{O}_{12}$ | Output pin with 12 mA source-sink capability |
| $\mathrm{O}_{16}$ | Output pin with 16 mA source-sink capability |
| $\mathrm{O}_{24}$ | Output pin with 24 mA source-sink capability |
| $\mathrm{O}_{12 \mathrm{p} 3}$ | 3.3 V output pin with 12 mA source-sink capability |
| $\mathrm{O}_{24 \mathrm{p} 3}$ | 3.3 V output pin with 24 mA source-sink capability |
| $\mathrm{OD}_{12}$ | Open-drain output pin with 12 mA sink capability |

## nuvoton

1. Pin Description, Continued.

| $\mathrm{OD}_{24}$ | Open-drain output pin with 24 mA sink capability |
| :---: | :---: |
| OD ${ }_{12 \mathrm{p} 3}$ | 3.3 V open-drain output pin with 12 mA sink capability |
| $\mathrm{IN}_{\mathrm{t}}$ | TTL level input pin |
| $\mathrm{IN}_{\text {tp3 }}$ | 3.3 V TTL level input pin |
| $1 \mathrm{~N}_{\text {td }}$ | TTL level input pin with internal pull down resistor |
| $\mathrm{IN}_{\text {tu }}$ | TTL level input pin with internal pull up resistor |
| $1 \mathrm{~N}_{\text {ts }}$ | TTL level Schmitt-trigger input pin |
| $\mathrm{IN}_{\text {tsp3 }}$ | 3.3V TTL level Schmitt-trigger input pin |
| $\mathrm{IN}_{\mathrm{c}}$ | CMOS level input pin |
| $\mathrm{IN}_{\mathrm{cd}}$ | CMOS level input pin with internal pull down resistor |
| $\mathrm{IN}_{\mathrm{cs}}$ | CMOS level Schmitt-trigger input pin |
| $\mathrm{IN}_{\text {csu }}$ | CMOS level Schmitt-trigger input pin with internal pull up resistor |

Note: Please refer to Section 11.2 DC CHARACTERISTICS for details.

### 7.1 LPC Interface

| SYMBOL | PIN | 1/0 | FUNCTION |
| :---: | :---: | :---: | :---: |
| CLKIN | 18 | $\mathrm{IN}_{\mathrm{t} 3}$ | System clock input. According to the input frequency 24 MHz or 48 MHz , it is selectable through register. Default is 24 MHz input. |
| PME\# | 19 | $\mathrm{OD}_{12 \mathrm{p} 3}$ | Generated PME event. |
| PCICLK | 21 | $\mathrm{IN}_{\text {tsp3 }}$ | PCI clock input. |
| LDRQ\# | 22 | $\mathrm{O}_{12 \mathrm{p} 3}$ | Encoded DMA Request signal. |
| SERIRQ | 23 | I/O12tp3 | Serial IRQ input/Output. |
| LAD[3: 0] | 24-27 | I/ $\mathrm{O}_{12 \text { tp3 }}$ | These signal lines communicate address, control, and data information over the LPC bus between a host and a peripheral. |
| LFRAME\# | 29 | $\mathrm{IN}_{\text {tsp3 }}$ | Indicates start of a new cycle or termination of a broken cycle. |
| LRESET\# | 30 | $\mathrm{IN}_{\text {tsp3 }}$ | Reset signal. It can connect to PCIRST\# signal on the host. |
| SUSCLKIN | 75 | INtsp3 | 32khz clock input, for CIR only. |

### 7.2 FDC Interface

| SYMBOL | PIN | 1/0 | FUNCTION |
| :---: | :---: | :---: | :---: |
| DRVDEN0 | 1 | $\mathrm{OD}_{24}$ | Drive Density Select bit 0. |
| DRVDEN1 <br> SMI\# <br> IRQIN1 <br> GP27 | 2 | $\begin{aligned} & \hline \text { OD12 } \\ & \text { OD12 } \\ & \text { INt } \\ & \text { I/OD12t } \end{aligned}$ | Drive Density Select bit 1. (Default) <br> System Management Interrupt Interrupt channel input. <br> General purpose I/O port 2 bit 7. |
| INDEX\# | 3 | $\mathrm{IN}_{\text {csu }}$ | This Schmitt-triggered input from the disk drive is active low when the head is positioned over the beginning of a track marked by an index hole. This input pin is pulled up internally by a 500 ohm resistor. The resistor can be disabled by bit 7 of LDO-CRFO (FIPURDWN). |
| MOA\# | 4 | $\mathrm{OD}_{24}$ | Motor A On. When set to 0 , this pin enables disk drive 0 . |
| DSB\# | 5 | $\mathrm{OD}_{24}$ | Drive Select B. When set to 0 , this pin enables disk drive B. |
| DSA\# | 6 | $\mathrm{OD}_{24}$ | Drive Select A. When set to 0, this pin enables disk drive A. |
| MOB\# | 7 | $\mathrm{OD}_{24}$ | Motor B On. When set to 0, this pin enables disk drive 1. |
| DIR\# | 8 | $\mathrm{OD}_{24}$ | Direction of the head step motor. An open drain output. <br> Logic 1 = outward motion <br> Logic $0=$ inward motion |
| STEP\# | 9 | $\mathrm{OD}_{24}$ | Step output pulses. This active low open drain output produces a pulse to move the head to another track. |
| WD\# | 10 | $\mathrm{OD}_{24}$ | Write data. This logic low open drain writes precompensation serial data to the selected FDD. An open drain output. |
| WE\# | 11 | $\mathrm{OD}_{24}$ | Write enable. An open drain output. |
| TRACKO\# | 13 | INcsu | Track 0. This Schmitt-triggered input from the disk drive is active low when the head is positioned over the outermost track. This input pin is pulled up internally by a 1 K ohm resistor.The resistor can be disabled by bit 7 of LO-CRFO (FIPURDWN). |
| WP\# | 14 | $\mathrm{IN}_{\text {csu }}$ | Write protected. This active low Schmitt input from the disk drive indicates that the diskette is write-protected. This input pin is pulled up internally by a 1 K ohm resistor. The resistor can be disabled by bit 7 of LO-CRF0 (FIPURDWN). |
| RDATA\# | 15 | $\mathrm{IN}_{\text {csu }}$ | The read data input signal from the FDD. This input pin is pulled up internally by a 1 K ohm resistor. The resistor can be disabled by bit 7 of LO-CRFO (FIPURDWN) |

### 7.2 FDC Interface, continued.

| HEAD\# | 16 | OD24 | Head select. This open drain output determines which disk <br> drive head is active. <br> Logic $1=$ side 0 <br> Logic 0 = side 1 |
| :--- | :--- | :--- | :--- |
| DSKCHG\# | 17 | INcsu | Diskette change. This signal is active low at power on and <br> whenever the diskette is removed. This input pin is pulled up <br> internally by a 1 K ohm resistor. The resistor can be disabled <br> by bit 7 of L0-CRF0 (FIPURDWN). |

### 7.3 Multi-Mode Parallel Port

The following pins have alternate functions (Printer Mode and Extension FDD Mode), which are selected by CR28 and LD1-CRF0 setting.

| SYMBOL | PIN | I/O | FUNCTION |
| :--- | :--- | :--- | :--- |
| SLCT | 31 | INts | $\begin{array}{l}\text { PRINTER MODE : } \\ \text { An active high input on this pin indicates that the printer is se- } \\ \text { lected. Refer to the description of the parallel port for defini- } \\ \text { tion of this pin in ECP and EPP mode. } \\ \text { EXTENSION FDD MODE : } \\ \text { This pin is for Extension FDD B; its function is the same as } \\ \text { the WE\# pin of FDC. } \\ \text { EXTENSION 2FDD MODE: } \\ \text { This pin is for Extension FDD A and B; its function is the }\end{array}$ |
| same as the WE\# pin of FDC. |  |  |  |$]$

7.3 Multi-Mode Parallel Port, continued.

\begin{tabular}{|c|c|c|c|}
\hline SYMBOL \& PIN \& I/O \& FUNCTION \\
\hline BUSY
MOB2\# \& 33 \& \(\mathrm{IN}_{\mathrm{ts}}\)
\[
\mathrm{OD}_{12}
\] \& \begin{tabular}{l}
PRINTER MODE : \\
An active high input indicates that the printer is not ready to receive data. Refer to the description of the parallel port for definition of this pin in ECP and EPP mode. \\
EXTENSION FDD MODE : \\
This pin is for Extension FDD B; its function is the same as the MOB\# pin of FDC. \\
EXTENSION 2FDD MODE : \\
This pin is for Extension FDD \(A\) and \(B\); its function is the same as the MOB\# pin of FDC.
\end{tabular} \\
\hline \begin{tabular}{l}
ACK\# \\
DSB2\#
\end{tabular} \& 34 \& \begin{tabular}{l}
\(\mathrm{IN}_{\mathrm{ts}}\) \\
\(\mathrm{OD}_{12}\)
\end{tabular} \& \begin{tabular}{l}
PRINTER MODE : \\
An active low input on this pin indicates that the printer has received data and is ready to accept more data. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode. \\
EXTENSION FDD MODE : \\
This pin is for the Extension FDD B; its functions are the same as the DSB\# pin of FDC. \\
EXTENSION 2FDD MODE : \\
This pin is for Extension FDD A and B; its function is the same as the DSB\# pin of FDC.
\end{tabular} \\
\hline PD7

DSA2\# \& 35 \& \[
$$
\begin{gathered}
\mathrm{I} / \mathrm{O}_{12 \text { ts }} \\
\mathrm{OD}_{12}
\end{gathered}
$$

\] \& | PRINTER MODE : PD7 |
| :--- |
| Parallel port data bus bit 7. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode. |
| EXTENSION FDD MODE : |
| This pin is a tri-state output. |
| EXTENSION 2FDD MODE : |
| This pin is for Extension FDD A; its function is the same as the DSA\# pin of FDC. | <br>

\hline
\end{tabular}

7.3 Multi-Mode Parallel Port, continued.

\begin{tabular}{|c|c|c|c|}
\hline SYMBOL \& PIN \& I/O \& FUNCTION <br>
\hline PD6

MOA2\# \& 36 \& \[
$$
\begin{aligned}
& \mathrm{I} / \mathrm{O}_{12 \text { ts }} \\
& \mathrm{OD}_{12}
\end{aligned}
$$

\] \& | PRINTER MODE : PD6 |
| :--- |
| Parallel port data bus bit 6. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode. |
| EXTENSION FDD MODE : |
| This pin is a tri-state output. |
| EXTENSION. 2FDD MODE : MOA2\# |
| This pin is for Extension FDD A; its function is the same as the MOA\# pin of FDC. | <br>


\hline PD5 \& 37 \& $1 / \mathrm{O}_{12 \text { ts }}$ \& | PRINTER MODE : PD5 |
| :--- |
| Parallel port data bus bit 5. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode. |
| EXTENSION FDD MODE : |
| This pin is a tri-state output. |
| EXTENSION 2FDD MODE : |
| This pin is a tri-state output. | <br>


\hline | PD4 |
| :--- |
| DSKCHG2\# | \& 38 \& \[

$$
\begin{aligned}
& \hline \mathrm{I} / \mathrm{O}_{12 \mathrm{ts}} \\
& \\
& \mathrm{IN}_{\mathrm{ts}}
\end{aligned}
$$

\] \& | PRINTER MODE : PD4 |
| :--- |
| Parallel port data bus bit 4. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode. |
| EXTENSION FDD MODE : |
| This pin is for Extension FDD B; the function of this pin is the same as the DSKCHG\# pin of FDC. It is pulled high internally. |
| EXTENSION 2FDD MODE : |
| This pin is for Extension FDD A and B; this function of this pin is the same as the DSKCHG\# pin of FDC. It is pulled high internally. | <br>

\hline
\end{tabular}

7.3 Multi-Mode Parallel Port, continued.

\begin{tabular}{|c|c|c|c|}
\hline SYMBOL \& PIN \& I/O \& FUNCTION \\
\hline PD3
RDATA2\# \& 39 \& \[
\begin{aligned}
\& \mathrm{I} / \mathrm{O}_{12 \mathrm{ts}} \\
\& \mathrm{IN}_{\mathrm{ts}}
\end{aligned}
\] \& \begin{tabular}{l}
PRINTER MODE : PD3 \\
Parallel port data bus bit 3. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode. \\
EXTENSION FDD MODE : RDATA2\# \\
This pin is for Extension FDD B; its function is the same as the RDATA\# pin of FDC. It is pulled high internally. \\
EXTENSION 2FDD MODE : RDATA2\# \\
This pin is for Extension FDD A and B; its function is the same as the RDATA\# pin of FDC. It is pulled high internally.
\end{tabular} \\
\hline PD2

WP2\# \& 40 \& \[
$$
\begin{aligned}
& \mathrm{I} / \mathrm{O}_{12 \mathrm{ts}} \\
& \mathrm{IN}_{\mathrm{ts}}
\end{aligned}
$$

\] \& | PRINTER MODE : PD2 |
| :--- |
| Parallel port data bus bit 2. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode. |
| EXTENSION FDD MODE : WP2\# |
| This pin is for Extension FDD B; its function is the same as the WP\# pin of FDC. It is pulled high internally. |
| EXTENSION. 2FDD MODE: WP2\# |
| This pin is for Extension FDD A and B; its function is the same as the WP\# pin of FDC. It is pulled high internally. | <br>

\hline PD1

TRAK02\# \& 41 \& \[
$$
\begin{aligned}
& 1 / \mathrm{O}_{12 \mathrm{ts}} \\
& \mathrm{IN}_{\mathrm{ts}}
\end{aligned}
$$

\] \& | PRINTER MODE : PD1 |
| :--- |
| Parallel port data bus bit 1. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode. |
| EXTENSION FDD MODE : TRAK02\# |
| This pin is for Extension FDD B; its function is the same as the TRAKO\# pin of FDC. It is pulled high internally. |
| EXTENSION. 2FDD MODE : TRAKO2\# |
| This pin is for Extension FDD A and B; its function is the same as the TRAKO\# pin of FDC. It is pulled high internally. | <br>

\hline PD0

INDEX2\# \& 42 \& \[
$$
\begin{aligned}
& \mathrm{I} / \mathrm{O}_{12 \mathrm{ts}} \mathrm{~s} \\
& \mathrm{~N}_{\mathrm{ts}}
\end{aligned}
$$

\] \& | PRINTER MODE : PDO |
| :--- |
| Parallel port data bus bit 0 . Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode. |
| EXTENSION FDD MODE : |
| This pin is for Extension FDD B; its function is the same as the INDEX\# pin of FDC. It is pulled high internally. |
| EXTENSION 2FDD MODE : |
| This pin is for Extension FDD A and B; its function is the same as the INDEX\# pin of FDC. It is pulled high internally. | <br>

\hline
\end{tabular}

7.3 Multi-Mode Parallel Port, continued.

| SYMBOL | PIN | I/O | FUNCTION |
| :---: | :---: | :---: | :---: |
| SLIN\# | 43 | $\begin{gathered} \mathrm{OD}_{12} \\ \\ \mathrm{OD}_{12} \end{gathered}$ | PRINTER MODE : SLIN\# <br> Output line for detection of printer selection. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode. <br> EXTENSION FDD MODE : <br> This pin is for Extension FDD B; its function is the same as the STEP\# pin of FDC. <br> EXTENSION 2FDD MODE : <br> This pin is for Extension FDD A and B; its function is the same as the STEP\# pin of FDC. |
| INIT\# <br> DIR2\# | 44 | $\begin{gathered} \mathrm{OD}_{12} \\ \\ \mathrm{OD}_{12} \end{gathered}$ | PRINTER MODE : <br> Output line for the printer initialization. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode. <br> EXTENSION FDD MODE : <br> This pin is for Extension FDD B; its function is the same as the DIR\# pin of FDC. <br> EXTENSION 2FDD MODE : <br> This pin is for Extension FDD A and B; its function is the same as the DIR\# pin of FDC. |
| ERR\# <br> HEAD2\# | 45 | $\mathrm{IN}_{\mathrm{ts}}$ $\mathrm{OD}_{12}$ | PRINTER MODE : <br> An active low input on this pin indicates that the printer has encountered an error condition. Refer to the description of the parallel port for the definition of this pin in ECP and EPP mode. <br> EXTENSION FDD MODE : <br> This pin is for Extension FDD B; its function is the same as the HEAD\# pin of FDC. <br> EXTENSION 2FDD MODE : <br> This pin is for Extension FDD A and B; its function is the same as the HEAD\# pin of FDC. |

## nuvoton

7.3 Multi-Mode Parallel Port, continued.

| SYMBOL | PIN | I/O | FUNCTION |
| :--- | :--- | :--- | :--- |
| AFD\# | 46 | OD $_{12}$ | PRINTER MODE : <br> An active low output from this pin causes the printer to auto <br> feed a line after a line is printed. Refer to the description of <br> the parallel port for the definition of this pin in ECP and EPP <br> mode. <br> EXTENSION FDD MODE : <br> This pin is for Extension FDD B; its function is the same as <br> the DRVDEN0 pin of FDC. <br> EXTENSION 2FDD MODE : <br> This pin is for Extension FDD A and B; its function is the <br> same as the DRVDENO pin of FDC. |
| STB\# | 47 | OD $_{12}$ | PRINTER MODE : <br> An active low output is used to latch the parallel data into the <br> printer. Refer to the description of the parallel port for the <br> definition of this pin in ECP and EPP mode. <br> EXTENSION FDD MODE : <br> This pin is a tri-state output <br> EXTENSION 2FDD MODE : <br> This pin is a tri-state output. |

### 7.4 Serial Port Interface

| SYMBOL | PIN | $1 / 0$ | FUNCTION |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { CTSA\# } \\ & \text { CTSB\# } \end{aligned}$ | $\begin{array}{\|l\|} \hline 49 \\ 78 \end{array}$ | $\mathrm{IN}_{\mathrm{t}}$ | Clear To Send. It is the modem control input. <br> The function of these pins can be tested by reading bit 4 of the handshake status register. |
| DSRA\# DSRB\# | $\begin{array}{\|l\|} \hline 50 \\ 79 \end{array}$ | $\mathrm{IN}_{\mathrm{t}}$ | Data Set Ready. An active low signal indicates the modem or data set is ready to establish a communication link and transfer data to the UART. |
| RTSA\# <br> HEFRAS | 51 | $\mathrm{O}_{8 \mathrm{C}}$ <br> incd | UART A Request To Send. An active low signal informs the modem or data set that the controller is ready to send data. <br> During power-on reset, this pin is pulled down internally and is defined as HEFRAS, which provides the power-on value for CR26 bit 6 (HEFRAS). A 4.7 k ohm is recommended if intends to pull up. (select 4EH as configuration I/O port's address ) |
| DTRA\# <br> PNPCVS\# | 52 | $\mathrm{O}_{8 \mathrm{C}}$ <br> INcd | UART B Request To Send. An active low signal informs the modem or data set that the controller is ready to send data. <br> During power-on reset, this pin is pulled down internally and is defined as PNPCVS\# , which provides the power-on value for CR24 bit 0, A 4.7 k ohm is recommended if intends to pull up. (This bit is used to clear the default value of FDC, UARTs, and LPT setting ) |
| RTSB\# | 80 | $\mathrm{O}_{8 \mathrm{C}}$ | UART B Request To Send. An active low signal informs the modem or data set that the controller is ready to send data. |
| DTRB\# | 81 | $\mathrm{O}_{8 \mathrm{C}}$ | UART B Data Terminal Ready. An active low signal informs the modem or data set that controller is ready to communicate. |
| SINA SINB\# | $\begin{array}{\|l} 53 \\ 82 \end{array}$ | $\mathrm{IN}_{\mathrm{t}}$ | Serial Input. It is used to receive serial data through the communication link. |
| SOUTA <br> PENKBC | 54 | $\mathrm{O}_{8 \mathrm{C}}$ <br> INcd | UART A Serial Output. It is used to transmit serial data out to the communication link. <br> During power-on reset, this pin is pulled down internally and is defined as PENKBC, which provides the power-on value for CR24 bit 2 (PENKBC). A 4.7 k ohm resistor is recommended if intends to pull up. (enable KBC) |
| SOUTB <br> PEN48 | 83 | $\mathrm{O}_{8 \mathrm{C}}$ <br> INcd | UART B Serial Output. During power-on reset, this pin is pulled down internally and is defined as PEN48, which provides the power-on value for CR24 bit 6 (PEN48). A 4.7 k ohm resistor is recommended if intends to pull up. |

## nuvoton

7.4 Serial Port Interface, continued.

| SYMBOL | PIN | I/O | FUNCTION |
| :--- | :--- | :--- | :--- |
| DCDA\# | 56 | $I \mathrm{~N}_{\mathrm{t}}$ | Data Carrier Detect. An active low signal indicates the mo- <br> dem or data set has detected a data carrier. |
| DCDB\# | 84 |  | Ring Indicator. An active low signal indicates that a ring sig- <br> nal is being received from the modem or data set. |
| RIA\# | 57 | $I \mathrm{~N}_{\mathrm{t}}$ |  |
| RIB\# | 85 |  |  |

### 7.5 KBC Interface

| SYMBOL | PIN | 1/0 | FUNCTION |
| :---: | :---: | :---: | :---: |
| KBLOCK\# | 58 | INtu | Keyboard inhibits control input. This pin is after system reset. Internal pull high. (KBC P17) |
| GA20M | 59 | O16 | Gate A20 output. This pin is high after system reset. (KBC P21) |
| KBRST | 60 | O16 | Keyboard reset. This pin is high after system reset. (KBC P20) |
| KCLK | 62 | $\begin{aligned} & \mathrm{I} / \mathrm{OD}_{16 \mathrm{ts}} \\ & \mathrm{I} / \mathrm{OD}_{16 \mathrm{cs}} \end{aligned}$ | Keyboard Clock. For G and J version, this pin is CMOS level. For UD-Mask $A$-version, this pin is TTL level. |
| KDAT | 63 | $\begin{aligned} & \mathrm{I} / \mathrm{OD}_{16 \mathrm{ts}} \\ & \mathrm{I} / \mathrm{OD}_{16 \mathrm{cs}} \end{aligned}$ | Keyboard Data. For $G$ and $J$ version, this pin is CMOS level. For UD-Mask A-version, this pin is TTL level. |
| MCLK | 65 | $\begin{aligned} & \mathrm{I} / \mathrm{OD}_{16 \mathrm{ts}} \\ & \mathrm{I} / \mathrm{OD}_{16 \mathrm{cs}} \end{aligned}$ | PS2 Mouse Clock. For $G$ and $J$ version, this pin is CMOS level. For UD-Mask A-version, this pin is TTL level. |
| MDAT | 66 | $\begin{aligned} & \mathrm{I} / \mathrm{OD}_{16 \mathrm{ts}} \\ & \mathrm{I} / \mathrm{OD}_{16 \mathrm{cs}} \end{aligned}$ | PS2 Mouse Data. For $G$ and $J$ version, this pin is CMOS level. For UD-Mask A-version, this pin is TTL level. |

### 7.6 ACPI Interface

| SYMBOL | PIN | I/O | FUNCTION |
| :--- | :--- | :--- | :--- |
| PSOUT\# | 67 | OD $_{12}$ | Panel Switch Output. This signal is used for Wake-Up system <br> from S5 <br> cold state. This pin is pulse output, active low. |$|$|  | 68 | $I N_{c d}$ | Panel Switch Input. This pin is high active with an internal pull <br> down resistor. |
| :--- | :--- | :--- | :--- |
| PSIN | 74 | PWR | Battery voltage input. |
| VBAT | 74 |  |  |

### 7.7 Hardware Monitor Interface

(For W83627HG only, all these pins in W83627G are NC.)

| SYMBOL | PIN | I/O | FUNCTION |
| :---: | :---: | :---: | :---: |
| CASEOPEN\# | 76 | $\mathrm{IN}_{\mathrm{t}}$ | CASE OPEN. An active low input from an external device when case is opened. This signal can be latched if pin VBAT is connect to battery, even W83627HG is power off. |
| -5VIN | 94 | AIN | OV to 4.096V FSR Analog Inputs. |
| -12VIN | 95 | AIN | OV to 4.096V FSR Analog Inputs. |
| +12VIN | 96 | AIN | OV to 4.096V FSR Analog Inputs. |
| +3.3VIN | 98 | AIN | OV to 4.096V FSR Analog Inputs. |
| VCOREB | 99 | AIN | OV to 4.096V FSR Analog Inputs. |
| VCOREA | 100 | AIN | OV to 4.096V FSR Analog Inputs. |
| VREF | 101 | PWR | Reference Voltage for temperature measuration. |
| VTIN3 | 102 | AIN | Temperature sensor 3 input. It is used for temperature measuration. |
| VTIN2 | 103 | AIN | Temperature sensor 2 input. It is used for CPU1 temperature measuration. |
| VTIN1 | 104 | AIN | Temperature sensor 1 input. It is used for system temperature measuration. |
| OVT\# | 105 | $\mathrm{OD}_{24}$ | Over temperature Shutdown Output. It indicated the VTIN2 or VTIN3 is over temperature limit. |
| VID[4: 0] | $\begin{aligned} & \hline 106- \\ & 110 \end{aligned}$ | $\mathrm{IN}_{\mathrm{t}}$ | Voltage Supply readouts from Pentium II. |
| FANIO[3: 1] | $\begin{aligned} & \hline 111- \\ & 113 \end{aligned}$ | $\mathrm{I} / \mathrm{O}_{12 \mathrm{ts}}$ | 0 V to +5 V amplitude fan tachometer input. <br> Alternate Function: Fan on-off control output. <br> These multifunctional pins can be programmable input or output. |
| FANPWM1 FANPWM2 | $\begin{array}{\|l\|} \hline 116 \\ 115 \end{array}$ | $\mathrm{O}_{12}$ | Fan speed control. Use the Pulse Width Modulatuion (PWM) technic knowledge to control the Fan's RPM. |
| BEEP | 118 | OD12 | Beep function for hardware monitor. This pin is low after system reset. |

### 7.8 Game Port \& MIDI Port

| SYMBOL | PIN | 1/0 | FUNCTION |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { MSI } \\ & \text { GP20 } \end{aligned}$ | 119 | $\begin{aligned} & \hline \text { INtu } \\ & \text { I/OD } 12 \mathrm{t} \end{aligned}$ | MIDI serial data input . (Default) General purpose I/O port 2 bit 0. |
| MSO IRQINO | 120 | $\begin{aligned} & \hline \mathrm{OBC} \\ & \text { Inc } \end{aligned}$ | MIDI serial data output. (Default) <br> Alternate Function input : Interrupt channel input. |
| GPSA2 <br> GP17 | 121 | INcsu I/OD 12 csu | Active-low, Joystick I switch input 2. This pin has an internal pull-up resistor. (Default) <br> General purpose I/O port 1 bit 7. |
| $\begin{aligned} & \text { GPSB2 } \\ & \text { GP16 } \end{aligned}$ | 122 | INcsu I/OD 12 csu | Active-low, Joystick II switch input 2. This pin has an internal pull-up resistor. (Default) <br> General purpose I/O port 1 bit 6. |
| $\begin{aligned} & \text { GPY1 } \\ & \text { GP15 } \end{aligned}$ | 123 | $\mathrm{I} / \mathrm{OD}_{12 \mathrm{csd}}$ <br> I/OD12cs | Joystick I timer pin. This pin connects to Y positioning variable resistors for the Joystick. (Default) <br> General purpose I/O port 1 bit 5. |
| $\begin{aligned} & \hline \text { GPY2 } \\ & \text { GP14 } \\ & \text { P16 } \end{aligned}$ | 124 | $\begin{aligned} & \mathrm{I} / \mathrm{OD}_{12 \mathrm{csd}} \\ & \mathrm{I}_{12 \mathrm{cs}} \end{aligned}$ | Joystick II timer pin. This pin connects to Y positioning variable resistors for the Joystick. (Default) <br> General purpose I/O port 1 bit 4. <br> Alternate Function Output: KBC P16 I/O port. |
| $\begin{aligned} & \hline \text { GPX2 } \\ & \text { GP13 } \\ & \\ & \text { P15 } \end{aligned}$ | 125 | $\begin{aligned} & \mathrm{I} / \mathrm{OD}_{12 \mathrm{csd}} \\ & \mathrm{I} / \mathrm{OD}_{12 \mathrm{cs}} \end{aligned}$ | Joystick II timer pin. This pin connects to $X$ positioning variable resistors for the Joystick. (Default) <br> General purpose I/O port 1 bit 3. <br> Alternate Function Output : KBC P15 I/O port. |
| $\begin{aligned} & \text { GPX1 } \\ & \text { GP12 } \\ & \text { P14 } \end{aligned}$ | 126 | $\begin{aligned} & \hline / \mathrm{OD}_{12 \mathrm{csd}} \\ & \mathrm{I} / \mathrm{OD}_{12 \mathrm{cs}} \end{aligned}$ | Joystick I timer pin. This pin connects to X positioning variable resistors for the Joystick. (Default) <br> General purpose I/O port 1 bit 2. <br> Alternate Function Output: KBC P14 I/O port. |
| $\begin{aligned} & \hline \text { GPSB1 } \\ & \text { GP11 } \\ & \text { P13 } \end{aligned}$ | 127 | INcsu I/OD 12 csu | Active-low, Joystick II switch input 1. (Default) General purpose I/O port 1 bit 1. <br> Alternate Function Output : KBC P13 I/O port. |
| $\begin{aligned} & \text { GPSA1 } \\ & \text { GP10 } \\ & \text { P12 } \end{aligned}$ | 128 | $\begin{aligned} & \text { INcsu } \\ & \text { I/OD }_{12 \mathrm{csu}} \end{aligned}$ | Active-low, Joystick I switch input 1. (Default) General purpose I/O port 1 bit 0. <br> Alternate Function Output : KBC P12 I/O port. |

### 7.9 General Purpose I/O Port

7.9.1 General Purpose I/O Port 1 (Power source is Vcc)

See section 7.8

### 7.9.2 General Purpose I/O Port 2 (Power source is Vcc)

| SYMBOL | PIN | 1/0 | FUNCTION |
| :---: | :---: | :---: | :---: |
| $\begin{array}{\|l} \hline \text { GP20 } \\ \text { MSI } \end{array}$ | 119 | $\begin{aligned} & \mathrm{I} / \mathrm{OD}_{12 \mathrm{t}} \\ & \mathrm{IN}_{\mathrm{t}} \end{aligned}$ | General purpose I/O port 2 bit 0 . <br> MIDI serial data input. Schmitt trigger input with internal pull-up resistor. |
| $\begin{array}{\|l\|} \hline \text { GP21 } \\ \text { SCL } \end{array}$ | 92 | $\begin{aligned} & \mathrm{I} / \mathrm{OD}_{12 \mathrm{t}} \\ & \mathrm{I} \mathrm{~N}_{\mathrm{ts}} \end{aligned}$ | General purpose I/O port 2 bit 1. <br> Serail Bus Clock. (availiable for W83627HG only ) |
| $\begin{aligned} & \text { GP22 } \\ & \text { SDA } \end{aligned}$ | 91 | $\begin{aligned} & \mathrm{I} / \mathrm{OD}_{12 \mathrm{t}} \\ & \mathrm{I} / \mathrm{OD}_{12 \mathrm{t}} \mathrm{t} \end{aligned}$ | General purpose I/O port 2 bit 2. <br> Serial Bus Data. (availiable for W83627HG only ) |
| $\begin{array}{\|l\|l} \hline \text { GP23 } \\ \text { PLED } \end{array}$ | 90 | $\begin{aligned} & \mathrm{I} / \mathrm{OD}_{12 \mathrm{t}} \\ & \mathrm{OD}_{12} \end{aligned}$ | General purpose I/O port 2 bit 3. <br> Power LED output, this signal will be logical low after system reset. |
| GP24 <br> WDTO | 89 | $\begin{aligned} & \mathrm{I} / \mathrm{OD}_{12 \mathrm{t}} \\ & \mathrm{O}_{12} \end{aligned}$ | General purpose I/O port 2 bit 4. <br> Watch Dog Timer Output. High level indicates that Watch Dog Timer time-out occurs. |
| $\begin{array}{\|l\|} \hline \text { GP25 } \\ \text { IRRX } \end{array}$ | 88 | $\begin{aligned} & \mathrm{I} / \mathrm{OD}_{12 \mathrm{t}} \\ & \mathrm{IN}_{\mathrm{ts}} \end{aligned}$ | General purpose I/O port 2 bit 5. Infrared Receiver Input. |
| $\begin{aligned} & \text { GP26 } \\ & \text { IRTX } \end{aligned}$ | 87 | $\begin{aligned} & \mathrm{I} / \mathrm{OD}_{12 \mathrm{t}} \\ & \mathrm{O}_{12} \end{aligned}$ | General purpose I/O port 2 bit 6. Infrared Transmitter Output. |
| GP27 <br> SMI\# <br> ( IRQIN1) <br> DRVDEN1 | 2 | $\begin{aligned} & \mathrm{I} / \mathrm{OD}_{24 \mathrm{t}} \\ & \mathrm{OD}_{24} \\ & \mathrm{IN} \\ & \mathrm{OD}_{24} \end{aligned}$ | General purpose I/O port 2 bit 7. <br> System Management Interrupt. <br> (Interrupt channel input. For C version only) <br> Drive Density Select bit 1. (Default) |

### 7.9.3 General Purpose I/O Port 3 (Power souce is VSB )

| SYMBOL | PIN | 1/0 | FUNCTION |
| :---: | :---: | :---: | :---: |
| $\begin{array}{\|l\|} \hline \text { GP30 } \\ \text { SLP_SX } \end{array}$ | 73 | $\begin{aligned} & \hline \text { I/OD12t } \\ & \text { INts } \\ & \hline \end{aligned}$ | General purpose I/O port 3 bit 0 . Chipset suspend C status input. |
| GP31 <br> PWRCTL\# | 72 | $\begin{aligned} & \mathrm{I} / \mathrm{OD}_{12 \mathrm{t}} \\ & \mathrm{O}_{12} \end{aligned}$ | General purpose I/O port 3 bit 1. <br> Power On Control. Active low signal that informs system to turn main power. |
| GP32 PWROK | 71 | $\begin{aligned} & \mathrm{I} / \mathrm{OD}_{12 \mathrm{t}} \\ & \mathrm{OD}_{12} \end{aligned}$ | General purpose I/O port 3 bit 2. <br> Power OK. Active (High) level indicates VDD is ready. |
| GP33 RSMRST\# | 70 | $\begin{aligned} & \mathrm{I} / \mathrm{OD}_{12 \mathrm{t}} \\ & \mathrm{OD}_{12} \end{aligned}$ | General purpose I/O port 3 bit 3. <br> Resume Reset. Active (High) level indicates VSB is ready. |
| GP34 CIRRX\# | 69 | $\begin{aligned} & \hline / / \mathrm{OD}_{12 \mathrm{t}} \\ & \mathrm{INts} \end{aligned}$ | General purpose I/O port 3 bit 4. <br> Consumer IR receiving input. This pin can Wake-Up system from $\mathrm{S5}_{\text {cold. }}$. (Default) |
| $\begin{aligned} & \text { GP35 } \\ & \text { SUSLED } \end{aligned}$ | 64 | $\begin{aligned} & \mathrm{I} / \mathrm{OD}_{24 \mathrm{t}} \\ & \mathrm{O}_{24} \end{aligned}$ | General purpose I/O port 3 bit 5. <br> Suspend LED output, it can program to flash when suspend state.This function can work without VCC. (Default) |

### 7.10 POWER PINS

| SYMBOL | PIN | FUNCTION |
| :--- | :--- | :--- |
| VCC | $12,48,77,114$ | +5V power supply for the digital circuitry. |
| VSB | 61 | +5V stand-by power supply for the digital circuitry. Do <br> not leave this pin unconnected. Connect it to VCC if <br> the system does not provide standby power |
| VCC3V | 28 | +3.3V power supply for driving 3V on host interface. |
| AVCC | 97 | Analog VCC input. Internally supplier to all analog cir- <br> cuitry. |
| AGND | 93 | Internally connected to all analog circuitry. The ground <br> reference for all analog inputs.. |
| VSS | $20,55,86,117$ | Ground. |

## 8. Hardware monitor

### 8.1 General Description

The W83627HG can be used to monitor several critical hardware parameters of the system, including power supply voltages, fan speeds, and temperatures, which are very important for a high-end computer system to work stable and properly. W83627HG provides both LPC and $I^{2} \mathrm{C}^{T M}$ serial bus interface to access hardware.
An 8-bit analog-to-digital converter (ADC) was built inside W83627HG. The W83627HG can simultaneously monitor 9 analog voltage inputs, 3 fan tachometer inputs, 3 remote temperature, one caseopen detection signal. The remote temperature sensing can be performed by thermistors, or 2N3904 NPN-type transistors, or directly from Intel ${ }^{\text {TM }}$ Deschutes CPU thermal diode output. Also the W83627HG provides : 2 PWM (pulse width modulation) outputs for the fan speed control; beep tone output for warning; SMI\# (through serial IRQ), OVT\#, GPO\# signals for system protection events.

Through the application software or BIOS, the users can read all the monitored parameters of system from time to time. And a pop-up warning can be also activated when the monitored item was out of the proper/preset range. The application software could be Winbond's Hardware Doctor ${ }^{\text {TM }}$, or Intel ${ }^{\text {TM }}$ LDCM (LanDesk Client Management), or other management application software. Also the users can set up the upper and lower limits (alarm thresholds) of these monitored parameters and to activate one programmable and maskable interrupts. An optional beep tone could be used as warning signal when the monitored parameters are out of the preset range.
Additionally, 5 VID inputs are provided to read the VID of CPU (i.e. Pentium ${ }^{\text {TM }}$ II) if applicable. This is to provide the Vcore voltage correction automatically. Also W83627HG uniquely provides an optional feature : early stage (before BIOS was loaded) beep warning. This is to detect if the fatal elements present --- Vcore or +3.3 V voltage fail, and the system can not be boomed up.

### 8.2 Access Interface

The W83627HG provides two interface for microprocessor to read/write hardware monitor internal registers.

### 8.2.1 LPC interface

The first interface uses LPC Bus to access which the ports of low byte (bit2~bit0) are defined in the port 5 h and 6 h . The other higher bits of these ports is set by W83627HG itself. The general decoded address is set to port 295h and port 296h. These two ports are described as following :

Port 295h : Index port.

## Port 296h : Data port.

The register structure is showed as the Figure 8.1

## nuvoton



Figure 8.1 : ISA interface access diagram

### 8.2.1.1. $\quad I^{2} C$ interface

The second interface uses $I^{2} C$ Serial Bus. W83627HG hardware monitor has three serial bus address. That is, the first address defined at $\mathrm{CR}[48 \mathrm{~h}]$ can read/write all registers excluding Bank 1 and Bank 2 temperature sensor $2 / 3$ registers. The second address defined at CR[4Ah] bit2-0 only read/write temperature sensor 2 registers, and the third address defined at CR[4Ah] bit6-4 only can access (read/write) temperature sensor 3 registers.
8.2.1.1.1 The first serial bus access timing is shown as follow :
(a) Serial bus write to internal address register followed by the data byte

(b) Serial bus write to internal address register only

(c) Serial bus read from a register with the internal address register prefer to desired location

8.2.1.1.2 The serial bus timing of the temperature 2 and 3 are shown as follow:

## nuvoton

(a) Typical 2-byte read from preset pointer location (Temp, $T_{\mathrm{OS}}, T_{\text {HYST }}$ )

(b) Typical pointer set followed by immediate read for 2-byte register ( Temp, $\mathrm{T}_{\mathrm{OS}}, \mathrm{T}_{\mathrm{HYST}}$ )

(c) Typical read 1-byte from configuration register with preset pointer

(a) Typical pointer set followed by immediate read from configuration register

(d) Temperature $2 / 3$ configuration register Write

(e) Temperature $2 / 3 T_{\text {OS }}$ and $T_{\text {HYST }}$ write


## nuvoton

### 8.3 Analog Inputs

The maximum input voltage of the analog pin is 4.096 V because the 8 -bit ADC has a 16 mv LSB. Really, the application of the PC monitoring would most often be connected to power suppliers. The CPU V-core voltage, +3.3 V , battery and 5 VSB voltage can directly connected to these analog inputs. The $+12 \mathrm{~V},-12 \mathrm{~V}$ and -5 V voltage inputs should be reduced a factor with external resistors so as to obtain the input range. As Figure 8.2 shows.


Figure. 8.2

### 8.3.1 Monitor over 4.096V voltage :

The input voltage +12 VIN can be expressed as following equation.

$$
12 V I N=V_{1} \times \frac{R_{2}}{R_{1}+R_{2}}
$$

The value of R1 and R2 can be selected to 28 K Ohms and 10K Ohms, respectively, when the input voltage V 1 is 12 V . The node voltage of +12 VIN can be subject to less than 4.096 V for the maximun input range of the 8 -bit ADC. The Pin 97 is connected to the power supply VCC with +5 V . There are two functions in this pin with 5 V . The first function is to supply internal analog power in the W83627HG and the second function is that this voltage with 5 V is connected to internal serial resistors to monitor the +5 V voltage. The values of two serial resistors are 34 K ohms and 50 K ohms so that input voltage to ADC is 2.98 V which is less than 4.096 V of ADC maximum input voltage. The express equation can represent as follows.

$$
V_{\text {in }}=V C C \times \frac{50 K \Omega}{50 K \Omega+34 K \Omega} \cong 2.98 \mathrm{~V}
$$

where VCC is set to 5 V .

The Pin 61 is connected to 5VSB voltage. W83627HG monitors this voltage and the internal two serial resistors are $17 \mathrm{~K} \Omega$ and $33 \mathrm{~K} \Omega$ so that input voltage to ADC is 3.3 V which less than 4.096 V of ADC maximum input voltage.

### 8.3.2 Monitor negative voltage :

The negative voltage should be connected two series resistors and a positive voltage VREF (is equal to 3.6 V ) . In the Figure 8.2 , the voltage V 2 and V 3 are two negative voltage which they are 12 V and -5 V respectively. The voltage V 2 is connected to two serial resistors then is connected to another terminal VREF which is positive voltage. So as that the voltage node N12VIN can be obtain a posedge voltage if the scales of the two serial resirtors are carefully selected. It is recommanded from Winbond that the scale of two serial resistors are $\mathrm{R} 3=232 \mathrm{~K}$ ohm and $\mathrm{R} 4=56 \mathrm{~K}$ ohm. The input voltage of node N 12 VIN can be calculated by following equation.

$$
N 12 V I N=\left(V R E F+\left|V_{2}\right|\right) \times\left(\frac{232 K \Omega}{232 K \Omega+56 K \Omega}\right)+V_{2}
$$

Where VREF is equal 3.6 V .

If the V 2 is equal to -12 V then the voltage is equal to 0.567 V and the converted hexdecimal data is set to 35 h by the 8 -bit ADC with 16 mV -LSB. This monitored value should be converted to the real negative votage and the express equation is shown as follows.

$$
V_{2}=\frac{N 12 V I N-V R E F \times \beta}{1-\beta}
$$

Where $\beta$ is $232 \mathrm{~K} /(232 \mathrm{~K}+56 \mathrm{~K})$. If the N 2 VIN is 0.567 then the V 2 is approximately equal to -12 V .
The another negative voltage input V 3 (approximate -5 V ) also can be evaluated by the similar method and the serial resistors can be selected with $R 5=120 \mathrm{~K}$ ohms and $R 6=56 \mathrm{~K}$ ohms by the Winbond recommended. The expression equation of V 3 With -5 V voltage is shown as follows.

$$
V_{3}=\frac{N 5 V I N-V R E F \times \gamma}{1-\gamma}
$$

Where the $\gamma$ is set to $120 \mathrm{~K} /(120 \mathrm{~K}+56 \mathrm{~K}$ ). If the monitored ADC value in the N5VIN channel is 0.8635 , VREF is 3.6 V and the parameter $\gamma$ is 0.6818 then the negative voltage of V 3 can be evalated to be -5 V .

### 8.3.3 Temperature Measurement Machine

## nuvoton

The temperature data format is 8 -bit two's-complement for sensor 2 and 9-bit two's-complement for sensor 1. The 8 -bit temperature data can be obtained by reading the $\mathrm{CR}[27 \mathrm{~h}]$. The $9-\mathrm{bit}$ temperature data can be obtained by reading the 8 MSBs from the Bank1 CR[50h] and the LSB from the Bank1 CR[51h] bit 7. The format of the temperature data is show in Table 1.

| Temperature | 8-Bit Digital Output |  | 9-Bit Digital Output |  |
| :---: | :---: | :---: | ---: | :---: |
|  | 8-Bit Binary | 8-Bit Hex | 9-Bit Binary | 9-Bit Hex |
| $+125^{\circ} \mathrm{C}$ | 0111,1101 | 7Dh | $0,1111,1010$ | 0FAh |
| $+25^{\circ} \mathrm{C}$ | 0001,1001 | 19 h | $0,0011,0010$ | 032 h |
| $+1^{\circ} \mathrm{C}$ | 0000,0001 | 01 h | $0,0000,0010$ | 002 h |
| $+0.5^{\circ} \mathrm{C}$ | - | - | $0,0000,0001$ | 001 h |
| $+0^{\circ} \mathrm{C}$ | 0000,0000 | 00 h | $0,0000,0000$ | 000 h |
| $-0.5^{\circ} \mathrm{C}$ | - | - | $1,1111,1111$ | 1 FFh |
| $-1^{\circ} \mathrm{C}$ | 1111,1111 | FFh | $1,1111,1110$ | 1 FFh |
| $-25^{\circ} \mathrm{C}$ | 1110,0111 | E7h | $1,1100,1110$ | 1 CEh |
| $-55^{\circ} \mathrm{C}$ | 1100,1001 | C 9 h | $1,1001,0010$ | 192 h |

Table 2.

### 8.3.3.1. $\quad$ Monitor temperature from thermistor :

The W83627HG can connect three thermistors to measure three different envirment temperature. The specification of thermistor should be considered to (1) $\beta$ value is 3435 K , (2) resistor value is 10 K ohms at $25^{\circ} \mathrm{C}$. In the Figure 8.2 , the themistor is connected by a serial resistor with 10K Ohms, then connect to VREF (Pin 101) .

### 8.3.3.2. Monitor temperature from Pentium IITM thermal diode or bipolar transistor 2N3904

The W83627HG can alternate the thermistor to Pentium II ${ }^{T M}$ (Deschutes) thermal diode interface or transistor 2N3904 and the circuit connection is shown as Figure 8.3. The pin of Pentium $I^{\text {TM }} \mathrm{D}$ - is connected to power supply ground (GND) and the pin $\mathrm{D}+$ is connected to pin VTINx in the W83627HG. The resistor $\mathrm{R}=30 \mathrm{~K}$ ohms should be connected to VREF to supply the diode bias current and the bypass capacitor $\mathrm{C}=3300 \mathrm{pF}$ should be added to filter the high frequency noise. The transistor 2N3904 should be connected to a form with a diode, that is, the Base (B) and Collector (C) in the 2N3904 should be tied togeter to act as a thermal diode.


Figure 8.3

### 8.4 2.4 FAN Speed Count and FAN Speed Control

### 8.4.1 Fan speed count

Inputs are provides for signals from fans equipped with tachometer outputs. The level of these signals should be set to TTL level, and maximum input voltage can not be over +5.5 V . If the input signals from the tachometer outputs are over the VCC, the external trimming circuit should be added to reduce the voltage to obtain the input specification. The normal circuit and trimming circuits are shown as Figure 8.4 .

Determine the fan counter according to :

$$
\text { Count }=\frac{1.35 \times 10^{6}}{\text { RPM } \times \text { Divisor }}
$$

In other words, the fan speed counter has been read from register CR28 or CR29 or CR2A, the fan speed can be evaluated by the following equation.

$$
R P M=\frac{1.35 \times 10^{6}}{\text { Count } \times \text { Divisor }}
$$

The default divisor is 2 and defined at CR47.bit7~4, CR4B.bit7~6, and Bank0 CR5D.bit5~7 which are three bits for divisor. That provides very low speed fan counter such as power supply fan. The followed table is an example for the relation of divisor, PRM, and count.

## nuvoton

| Divisor | Nominal <br> PRM | Time per <br> Revolution | Counts | 70\% RPM | Time for 70\% |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 8800 | 6.82 ms | 153 | 6160 | 9.74 ms |
| $\mathbf{2}$ (default) | 4400 | 13.64 ms | 153 | 3080 | 19.48 ms |
| 4 | 2200 | 27.27 ms | 153 | 1540 | 38.96 ms |
| 8 | 1100 | 54.54 ms | 153 | 770 | 77.92 ms |
| 16 | 550 | 109.08 ms | 153 | 385 | 155.84 ms |
| 32 | 275 | 218.16 ms | 153 | 192 | 311.68 ms |
| 64 | 137 | 436.32 ms | 153 | 96 | 623.36 ms |
| 128 | 68 | 872.64 ms | 153 | 48 | 1246.72 ms |

Table 1.


Fan with Tach Pull-Up to +5 V


Fan with Tach Pull-Up to +12 V and Zener Clamp


Fan with Tach Pull-Up to +12 V , or Totem-Pole Output and Register Attenuator


Fan with Tach Pull-Up to +12 V , or Totem-Pole Output and Zener Clamp

Figure 8.4

## nUVOTOR

### 8.4.2 Fan speed control

The W83627HG provides 2 sets for fan PWM speed control. The duty cycle of PWM can be programmed by a 8-bit registers which are defined in the Bank0 CR5A and CR5B. The default duty cycle is set to $100 \%$, that is, the default 8 -bit registers is set to FFh. The expression of duty can be represented as follows.

$$
\text { Duty }- \text { cycle }(\%)=\frac{\text { Programmed } 8-\text { bit Register Value }}{255} \times 100 \%
$$

The PWM clock frequency also can be program and defined in the Bank0.CR5C. The application circuit is shown as follows.


Figure 8.5

### 8.5 SMI\# interrupt mode

### 8.5.1 Voltage SMI\# mode :

SMI\# interrupt for voltage is Two-Times Interrupt Mode. Voltage exceeding high limit or going below low limit will causes an interrupt if the previous interrupt has been reset by reading all the interrupt Status Register. (See Figure 8.6)

${ }^{*}$ Interrupt Reset when Interrupt Status Registers are read
Figure 8.6. SMI\# Two-Times Interrupt Mode

## nuVOTOn

### 8.5.2 Fan SMI\# mode :

SMI\# interrupt for fan is Two-Times Interrupt Mode. Fan count exceeding the limit, or exceeding and then going below the limit, will causes an interrupt if the previous interrupt has been reset by reading all the interrupt Status Register. (See Figure 8.7)


Figure 8.7. Two-Times Interrupt Mode

### 8.5.3 Temperature 1 SMI\# modes

The W83627HG temperature sensor 1 SMI\# interrupt has two modes
(1) Comparator Interrupt Mode

Setting the $\mathrm{T}_{\text {HYst }}$ (Temperature Hysteresis) limit to $127^{\circ} \mathrm{C}$ will set temperature sensor $1 \mathrm{SMI} \mathrm{\#}$ to the Comparator Interrupt Mode. Temperature exceeds $\mathrm{T}_{0}$ (Over Temperature) Limit causes an interrupt and this interrupt will be reset by reading all the Interrupt Status Register. Once an interrupt event has occurred by exceeding $T_{0}$, then reset, if the temperature remains above the $\mathrm{T}_{0}$, the interrupt will occur again when the next conversion has completed. If an interrupt event has occurred by exceeding $\mathrm{T}_{0}$ and not reset, the interrupts will not occur again. The interrupts will continue to occur in this manner until the temperature goes below $\mathrm{T}_{\mathrm{O}}$. (See Figure 8.8 )

${ }^{\ddagger}$ Int errupt Reset when Interrupt Status Registers are read
Figure 8.8. Temperature 1 SMI\# Comparator Interrupt Mode

## (2) Two-Times Interrupt Mode

Setting the $\mathrm{T}_{\text {HYst }}$ lower than $\mathrm{T}_{0}$ will set temperature sensor 1 SMI to the Two-Times Interrupt Mode. Temperature exceeding $\mathrm{T}_{0}$ causes an interrupt and then temperature going below $\mathrm{T}_{\text {HYST }}$ will also cause an interrupt if the previous interrupt has been reset by reading all the interrupt Status Register. Once an interrupt event has occurred by exceeding $T_{0}$, then reset, if the temperature remains above the $\mathrm{T}_{\mathrm{HYsT}}$, the interrupt will not occur. (See Figure 8.9)

${ }^{\text {I }}$ Interrupt Reset when Interrupt Status Registers are read

Figure 8.9. Temperature 1 SMI\# Two-Times Interrupt Mode

### 8.5.4 Temperature 2, 3 SMI\# modes:

The W83627HG temperature sensor 2 and sensor 3 SMI\# interrupt has two modes and it is programmed at $\mathrm{CR}[4 \mathrm{Ch}]$ bit 6.

## (1) Comparator Interrupt Mode

Temperature exceeding $T_{0}$ causes an interrupt and this interrupt will be reset by reading all the Interrupt Status Register. Once an interrupt event has occurred by exceeding $\mathrm{T}_{0}$, then reset, if the temperature remains above the $\mathrm{T}_{\text {HYST }}$, the interrupt will occur again when the next conversion has completed. If an interrupt event has occurred by exceeding $\mathrm{T}_{0}$ and not reset, the interrupts will not occur again. The interrupts will continue to occur in this manner until the temperature goes below $\mathrm{T}_{\text {HYST. }}$ ( See Figure 8.10 )

## nuvoton


${ }^{\text { }}$ Int ermpt Reset when Interrupt Status Registers are read
Figure 8.10. Temperature 2, 3 SMI\# Comparator Interrupt Mode

## (2) Two-Times Interrupt Mode

Temperature exceeding $T_{O}$ causes an interrupt and then temperature going below $T_{H Y S T}$ will also cause an interrupt if the previous interrupt has been reset by reading all the interrupt Status Register. Once an interrupt event has occurred by exceeding $T_{0}$, then reset, if the temperature remains above the $\mathrm{T}_{\mathrm{HYST}}$, the interrupt will not occur. (See Figure 8.11 )


SMI華

${ }^{\text { }}$ Int errupt Reset when Interrupt Status Registers are read
Figure 8.11. Temperature 2, 3 SMI\# Two-Times Interrupt Mode

### 8.6 OVT\# interrupt mode

The W83627HG OVT\# signal is only related to temperature sensor 2 and 3 (VTIN2 / VTIN3) . They have two modes :

## (1) Comparator Mode:

Setting Bank1/2 CR[52h] bit 2 to 0 will set OVT\# signal to comparator mode. Temperature exceeding $\mathrm{T}_{\mathrm{O}}$ causes the OVT\# output activated until the temperature is less than $\mathrm{T}_{\text {HYST }}$. (See Figure 8.12 )

## (2) Interrupt Mode :

Setting Bank $1 / 2$ CR[52h] bit 2 to 1 will set OVT\# signal to interrupt mode. Setting Temperature exceeding $T_{0}$ causes the OVT\# output activated indefinitely until reset by reading temperature sensor 2 or sensor 3 registers. Temperature exceeding $T_{0}$, then OVT\# reset, and then temperature going below $\mathrm{T}_{\text {HYST }}$ will also cause the OVT\# activated indefinitely until reset by reading temperature sensor2 or sensor 3 registers. Once the OVT\# is activated by exceeding $T_{0}$, then reset, if the temperature remains above $\mathrm{T}_{\text {HYST }}$, the OVT\# will not be activated again. (See Figure $8.12)$


Figure 8.12. OVT\# Interrupt Mode

## nuvoton

### 8.7 REGISTERS AND RAM

Address Register (Port x5h)
Data Port : Port $\times 5 \mathrm{~h}$
Power on Default Value 00h
Attribute :
Bit 6 : 0 Read/write, Bit 7 : Read Only
Size :
8 bits


## Bit7 : Read Only

The logical 1 indicates the device is busy because of a Serial Bus transaction or another LPC bus transaction. With checking this bit, multiple LPC drivers can use W83627HG hardware monitor without interfering with each other or a Serial Bus driver.

It is the user's responsibility not to have a Serial Bus and LPC bus operations at the same time.
This bit is :
Set : with a write to Port $x 5 h$ or when a Serial Bus transaction is in progress.
Reset : with a write or read from Port $x 6 h$ if it is set by a write to Port x 5 h , or when the Serial Bus transaction is finished.

Bit 6-0 : Read/Write

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| Busy <br> ( Power On default 0) | Address Pointer (Power On default 00h) |  |  |  |  |  |  |  |
|  | A6 | A5 | A4 | A3 | A2 | A1 | A0 |  |

## nuvoton

Address Pointer Index (A6-A0)

| Registers and RAM | $\begin{aligned} & \text { A6-A0 } \\ & \text { In Hex } \end{aligned}$ | Power On Value of Registers <k7: 0> in Binary | Notes |
| :---: | :---: | :---: | :---: |
| Configuration Register | 40h | 00001000 |  |
| Interrupt Status Register 1 | 41h | 00000000 | Auto-increment to the address of Interrupt Status Register 2 after a read or write to Port x6h. |
| Interrupt Status Register 2 | 42h | 00000000 |  |
| SMI\#Ý Mask Register 1 | 43h | 00000000 | Auto-increment to the address of SMIÝ Mask Register 2 after a read or write to Port x6h. |
| SMIÝ Mask Register 2 | 44h | 00000000 |  |
| NMI Mask Register 1 | 45h | 00000000 | Auto-increment to the address of NMI Mask Register 2 after a read or write to Port x6h |
| NMI Mask Register 2 | 46h | 01000000 |  |
| VID/Fan Divisor Register | 47h | $\begin{aligned} & <7: 4>=0101 ; \\ & <3: 0>=\text { VID3-VID0 } \end{aligned}$ |  |
| Serial Bus Address Register | 48h | $\begin{aligned} & \langle 7\rangle=0 ; \\ & \langle 6: 0\rangle=0101101 \end{aligned}$ |  |
| VID4 \& Device ID Register | 49h | $\begin{aligned} & <7: 1>=0000001 ; \\ & <0>=\text { VID4 } \end{aligned}$ |  |
| Temperature 2 and Temperature 3 Serial Bus Address Register | 4Ah | <7:0> = 00000001 |  |
| Pin Control Register | 4Bh | <7: 0> = 01000100 |  |
| IRQ/OVT\# Property Select Register | 4Ch | <7:0> = 00000000 |  |
| FAN IN/OUT and BEEP Control Register | 4Dh | <7:0> = 00010101 |  |
| Register 50h-5Fh Bank Select Register | 4Eh | $\begin{aligned} & <7>=1 ; \\ & <6: 3>=\text { Reserved ; } \\ & <2: 0>=000 \end{aligned}$ |  |

## nuvoTon

Address Pointer Index ( A6-A0) , continued

| Registers and RAM | $\begin{aligned} & \text { A6-A0 } \\ & \text { In Hex } \end{aligned}$ | Power On Value of Registers <k7: 0> in Binary | Notes |
| :---: | :---: | :---: | :---: |
| Winbond Vendor ID Register | 4Fh | $\begin{aligned} & <7: 0>=01011100 \\ & \text { (High Byte) } \\ & <7: 0>=10100011 \\ & (\text { Low BYTE }) \end{aligned}$ |  |
| POST RAM | 00-1Fh |  | Auto-increment to the next location after a read or write to Port x6h and stop at 1 Fh . |
| Value RAM | 20-3Fh |  |  |
| Value RAM | 60-7Fh |  | Auto-increment to the next location after a read or write to Port x6h and stop at 7Fh. |
| Temperature 2 Registers | Bank1 <br> 50h-56h |  |  |
| Temperature 3 Registers | Bank2 50h-56h |  |  |
| Additional Configuration Registers | Bank4 <br> 50h-5Dh |  |  |

Data Register (Port x6h)
Data Port : Port x6h
Power on Default Value : 00h
Attribute :
Read/write
Size :
8 bits


Bit 7-0 : Data to be read from or to be written to RAM and Register.

Configuration Register - Index 40h
Register Location :
40h
Power on Default Value :
01h
Attribute :
Read/write
Size :
8 bits


Bit 7 : A one restores power on default value to all registers except the Serial Bus Address register. This bit clears itself since the power on default is zero.

Bit 6 : Reserced
Bit 5 : Reserved
Bit 4 : Reserved
Bit 3 : A one disables the SMI\# output without affecting the contents of Interrupt Status Registers. The device will stop monitoring. It will resume upon clearing of this bit.

Bit 2 : Reserved
Bit 1 : A one enables the SMI\# Interrupt output.

## nuvoton

Bit 0 : A one enables startup of monitoring operations, a zero puts the part in standby mode.
Note : The outputs of Interrupt pins will not be cleared if the user writes a zero to this location after an interrupt has occurred unlike "INT_Clear" bit.

## Interrupt Status Register 1 - Index 41h

Register Location : 41h
Power on Default Value : 00h
Attribute : Read Only
Size : 8 bits


Bit 7: A one indicates the fan count limit of FAN2 has been exceeded.
Bit 6 : A one indicates the fan count limit of FAN1 has been exceeded.
Bit 5 : A one indicates a High limit of VTIN2 has been exceeded from temperature sensor 2.
Bit 4 : A one indicates a High limit of VTIN1 has been exceeded from temperature sensor 1.
Bit 3 : A one indicates a High or Low limit of +5 VIN has been exceeded.
Bit 2 : A one indicates a High or Low limit of +3.3 VIN has been exceeded.
Bit 1 : A one indicates a High or Low limit of VCOREB has been exceeded.
Bit 0 : A one indicates a High or Low limit of VCOREA has been exceeded.

Interrupt Status Register 2 - Index 42h
Register Location : 42h
Power on Default Value : 00h

Attribute :
Read Only
Size : 8 bits


Bit 7-6 : Reserved.This bit should be set to 0 .
Bit 5 : A"1" indicates a High limit of VTIN3 has been exceeded from temperature sensor 3.
Bit 4 : A "1" indicates Chassis Intrusion Event Occur. When CASEOPEN\# (Pin 76 ) gone logic low, this bit will be set " 1 ".

Bit 3 : A"1" indicates the fan count limit of FAN3 has been exceeded.
Bit 2 : A" 1 " indicates a High or Low limit of -5 VIN has been exceeded.
Bit 1 : A "1" indicates a High or Low limit of -12 VIN has been exceeded.
Bit 0 : A"1" indicates a High or Low limit of +12 VIN has been exceeded.

SMI\# Mask Register 1 - Index 43h
Register Location : 43h
Power on Default Value : 00h
Attribute : Read/Write
Size : 8 bits


## nuvoton

Bit 7-0 : A one disables the corresponding interrupt status bit for $\overline{S M I}$ interrupt.

## SMI\# Mask Register 2 - Index 44h

Register Location : 44h
Power on Default Value : 00h
Attribute :
Read/Write
Size :
8 bits


Bit 7-6 : Reserved. This bit should be set to 0 .
Bit 5-0 : A one disables the corresponding interrupt status bit for $\overline{S M I}$ interrupt.

## Reserved Register - Index 45h

This register is reserved.

## Chassis Clear Register - Index 46h (Not available for A Version)

Register Location : 46h

Power on Default Value : 00h

Attribute :
Read/Write
Size :
8 bits


Bit 7 : Clear Chassis Intrusion Event. Write "1" will make Hardware Monitor Register Index 42, bit 4 cleared to " 0 " ) . This bit self clears after clearing Chassis Intrusion event. For W83627HG A Version, Clear Chassis Intrusion Event has been changed form this bit to LDA CRE6[6].

Bit 6-0 : Reserved, and should be set to 0 .

VID/Fan Divisor Register - Index 47h
Register Location: 47h
Power on Default Value : <7:4> is 0101, <3: 0> is mapped to VID<3:0>
Attribute: Read/Write
Size : 8 bits


Bit 7-6 : FAN2 Speed Control.
Bit 5-4 : FAN1 Speed Control.
Bit 3-0 : The VID <3:0> inputs
Note : Please refer to Bank0 CR[5Dh] , Fan divisor table.

Serial Bus Address Register - Index 48h
Register Location : 48h
Power on Default Value : 2Dh
Size : 8 bits


Bit 7 : Read Only - Reserved.
Bit 6-0 : Read/Write - Serial Bus address <6:0>.

## nuvoton

Value RAM — Index 20h- 3Fh or 60h - 7Fh (auto-increment)

| Address A6-A0 | Address A6-A0 with Auto-Increment | Description |
| :---: | :---: | :---: |
| 20h | 60h | VCOREA reading |
| 21h | 61h | VCOREB reading |
| 22h | 62h | +3.3VIN reading |
| 23h | 63h | +5VIN reading |
| 24h | 64h | +12VIN reading |
| 25h | 65h | -12VIN reading |
| 26h | 66h | -5VIN reading |
| 27h | 67h | VTIN1 reading |
| 28h | 68h | FAN1 reading <br> Note : This location stores the number of counts of the internal clock per revolution. |
| 29h | 69h | FAN2 reading <br> Note : This location stores the number of counts of the internal clock per revolution. |
| 2Ah | 6Ah | FAN3 reading <br> Note : This location stores the number of counts of the internal clock per revolution. |
| 2Bh | 6Bh | VCOREA High Limit, default value is defined by Vcore Voltage +0.2 v . |
| 2Ch | 6Ch | VCOREA Low Limit, default value is defined by Vcore Voltage -0.2v. |
| 2Dh | 6Dh | VCOREB High Limit. |
| 2Eh | 6Eh | VCOREB Low Limit. |
| 2Fh | 6Fh | +3.3VIN High Limit |
| 30h | 70h | +3.3VIN Low Limit |
| 31h | 71h | +5VIN High Limit |
| 32h | 72h | +5VIN Low Limit |
| 33h | 73h | +12VIN High Limit |
| 34h | 74h | +12VIN Low Limit |

Value RAM - Index 20h- 3Fh or 60h - 7Fh (auto-increment), continued

| Address A6-A0 | Address A6-A0 with Auto-Increment | Description |
| :---: | :---: | :---: |
| 35h | 75h | -12VIN High Limit |
| 36h | 76h | -12VIN Low Limit |
| 37h | 77h | -5VIN High Limit |
| 38h | 78h | -5VIN Low Limit |
| 39h | 79h | Temperature sensor 1 (VTIN1) High Limit |
| 3Ah | 7Ah | Temperature sensor 1 (VTIN1) Hysteresis Limit |
| 3Bh | 7Bh | FAN1 Fan Count Limit <br> Note : It is the number of counts of the internal clock for the Low Limit of the fan speed. |
| 3Ch | 7Ch | FAN2 Fan Count Limit <br> Note: It is the number of counts of the internal clock for the Low Limit of the fan speed. |
| 3Dh | 7Dh | FAN3 Fan Count Limit <br> Note: It is the number of counts of the internal clock for the Low Limit of the fan speed. |
| 3E-3Fh | 7E-7Fh | Reserved |

Setting all ones to the high limits for voltages and fans (0111 1111 binary for temperature) means interrupts will never be generated except the case when voltages go below the low limits.

Voltage ID (VID4) \& Device ID Register - Index 49h
Register Location :
49h
Power on Default Value :
$<7: 1>$ is 000,0001 binary, <0> is mapped to VID <4>
Size :

8 bits


Bit 7-1: Read Only - Device ID<6:0>
Bit 0 : Read/Write - The VID4 inputs.

## nuvoton

Temperature 2 and Temperature 3 Serial Bus Address Register - Index 4Ah
Register Location :
4Ah
Power on Default Value :
01h
Attribute :
Read/Write
Size : 8 bits


Bit 7 : Set to 1, disable temperature sensor 3 and can not access any data from Temperature Sensor 3.
Bit 6-4 : Temperature 3 Serial Bus Address. The serial bus address is 1001xxx. Where xxx are defined in these bits.

Bit 3 : Set to 1, disable temperature Sensor 2 and can not access any data from Temperature Sensor 2.
Bit 2-0 : Temperature 2 Serial Bus Address. The serial bus address is 1001xxx. Where xxx are defined in these bits.

## Pin Control Register - Index 4Bh

Register Location : 4Bh
Power on Default Value : 44h
Attribute :
Read/Write
Size :
8 bits


Bit 7-6 : Fan3 speed divisor. Please refer to Bank0 CR[5Dh], Fan divisor table.
Bit 5-4 : Select A/D Converter Clock Input.
<5: 4> = 00 - default. ADC clock select 22.5 KHz .
$<5: 4>=01-$ ADC clock select 5.6 Khz. (22.5K/4)
$<5: 4>=10-$ ADC clock select 1.4 Khz . (22.5K/16)
$<5: 4>=11$ - ADC clock select 0.35 Khz . (22.5K/64)
Bit 3-2 : Clock Input Select.
$<3: 2>=00-$ Pin 18 (CLKIN) select $14.318 \mathrm{M} \mathrm{Hz} \mathrm{clock}$.
<3: 2> = 01 - Default. Pin 18 (CLKIN) select 24M Hz clock.
<3: 2> = 10 - Pin 18 (CLKIN) select 48M Hz clock .
$<3: 2>=11$ - Reserved. Pin3 no clock input.
Bit 1-0 : Reserved. User defined.

IRQ/OVT\# Property Select Register - Index 4Ch
Register Location :
4Ch
Power on Default Value :
00h
Attribute :
Size :
Read/Write
8 bits


Bit 7 : Reserved. User Defined.
Bit 6 : Set to 1, the SMI\# output type of Temperature 2 and 3 is set to Comparator Interrupt mode. Set to 0 , the SMI\# output type is set to Two-Times Interrupt mode. (default 0 )

Bit 5 : Set to 1, the SMI\# output type of Temperature 1 is set to Comparator Interrupt mode. Set to 0 , the SMI\# output type is set to Two-Times Interrupt mode. (default 0 )

Bit 4 : Disable temperature sensor 3 over-temperature (OVT) output if set to 1. Default 0, enable OVT2 output through pin OVT\#.

Bit 3 : Disable temperature sensor 2 over-temperature (OVT) output if set to 1. Default 0, enable OVT1 output through pin OVT\#.
Bit 2 : Over-temperature polarity. Write 1, OVT\# active high. Write 0, OVT\# active low. Default 0.
Bit 1 : Reserved.
Bit 0 : Reserved.

## FAN IN/OUT and BEEP Control Register- Index 4Dh

Register Location : 4Dh
Power on Default Value : 15h
Attribute : Read/Write

Size :
8 bits


Bit 7 : Disable power-on abnormal the monitor voltage including V -Core A and +3.3 V . If these voltage exceed the limit value, the pin (Open Drain) of BEEP will drives 600 Hz and 120 Hz frquency signal. Write 1, the frequency will be disabled. Default is 0 . After power on, the system should set 1 to this bit to 1 in order to disable BEEP.
Bit 6 : Reserved.
Bit 5 : FAN 3 output value if FANINC3 sets to 0 . Write 1, then pin 111 always generate logic high signal. Write 0, pin 111 always generates logic low signal. This bit default 0 .
Bit 4 : FAN 3 Input Control. Set to 1 , pin 111 acts as FAN clock input, which is default value. Set to 0 , this pin 111 acts as FAN control signal and the output value of FAN control is set by this register bit 5.

Bit 3 : FAN 2 output value if FANINC2 sets to 0 . Write 1, then pin 112 always generate logic high signal. Write 0, pin 112 always generates logic low signal. This bit default 0 .
Bit 2 : FAN 2 Input Control. Set to 1, pin 112 acts as FAN clock input, which is default value. Set to 0, this pin 112 acts as FAN control signal and the output value of FAN control is set by this register bit 3.

Bit 1 : FAN 1 output value if FANINC1 sets to 0 . Write 1 , then pin 113 always generate logic high signal. Write 0, pin 113 always generates logic low signal. This bit default 0 .

Bit 0 : FAN 1 Input Control. Set to 1, pin 113 acts as FAN clock input, which is default value. Set to 0, this pin 113 acts as FAN control signal and the output value of FAN control is set by this register bit 1.

Register 50h ~ 5Fh Bank Select Register - Index 4Eh (No Auto Increase)
Register Location : 4Eh
Power on Default Value : 80h
Attribute :
Read/Write
Size :
8 bits


Bit 7 : HBACS- High byte access. Set to 1, access Register 4Fh high byte register. Set to 0, access Register 4Fh low byte register. Default 1.

Bit 6-3 : Reserved. This bit should be set to 0 .
Bit 2-0 : Index ports $0 \times 50 \sim 0 \times 5$ F Bank select.

Winbond Vendor ID Register - Index 4Fh (No Auto Increase)

Register Location :
Power on Default Value
Attribute :
Size :

4Fh
<15:0> = 5CA3h
Read Only
16 bits


Bit 15-8 : Vendor ID High Byte if CR4E.bit7=1.Default 5Ch.
Bit 7-0: Vendor ID Low Byte if CR4E.bit7=0. Default A3h.

## nuvoton

Winbond Test Register - Index 50h~55h (Bank 0)
These registers are reserved for Winbond internal use.

## BEEP Control Register 1 - Index 56h (Bank 0 )

Register Location : 56h
Power on Default Value : 00h
Attribute :
Read/Write
Size :
8 bits


Bit 7 : Enable BEEP Output from FAN 2 if the monitor value exceed the limit value. Write 1, enable BEEP output, which is default value.
Bit 6 : Enable BEEP Output from FAN 1 if the monitor value exceed the limit value. Write 1, enable BEEP output, which is default value.
Bit 5 : Enable BEEP Output from Temperature Sensor 2 if the monitor value exceed the limit value. Write 1, enable BEEP output. Default 0

Bit 4 : Enable BEEP output for Temperature Sensor 1 if the monitor value exceed the limit value. Write 1, enable BEEP output. Default 0

Bit 3 : Enable BEEP output from VDD ( +5 V ) , Write 1, enable BEEP output if the monitor value exceed the limits value. Default is 0 , which is disable BEEP output.
Bit 2 : Enable BEEP output from +3.3 V . Write 1, enable BEEP output, which is default value.
Bit 1 : Enable BEEP output from VCOREB. Write 1, enable BEEP output, which is default value.
Bit 0 : Enable BEEP Output from VCOREA if the monitor value exceed the limits value. Write 1, enable BEEP output, which is default value

## BEEP Control Register 2 - Index 57h (Bank 0)

Register Location: 57h
Power on Default Value : 80h
Attribute : Read/Write
Size :
8 bits


Bit 7 : Enable Global BEEP. Write 1, enable global BEEP output. Default 1. Write 0, disable all BEEP output.

Bit 6 : Reserved. This bit should be set to 0.
Bit5 : Enable BEEP Output from Temperature Sensor 3 if the monitor value exceed the limit value. Write 1, enable BEEP output. Default 0
Bit 4 : Enable BEEP output for case open if the monitor value exceed the limit value. Write 1, enable BEEP output. Default is 0 .
Bit 3 : Enable BEEP Output from FAN 3 if the monitor value exceed the limit value. Write 1, enable BEEP output. Default is 0 .

Bit 2 : Enable BEEP output from -5 V , Write 1, enable BEEP output if the monitor value exceed the limits value. Default is 0 , which is disable BEEP output.

Bit 1 : Enable BEEP output from -12 V , Write 1, enable BEEP output if the monitor value exceed the limits value. Default is 0 , which is disable BEEP output.
Bit 0 : Enable BEEP output from +12 V , Write 1, enable BEEP output if the monitor value exceed the limits value. Default is 0 , which is disable BEEP output.

## nuvoton

Chip ID Register - Index 58h (Bank 0)
Register Location : 58h
Power on Default Value : 21h
Attribute : Read Only
Size :
8 bits


Bit 7 : Winbond Chip ID number. Read this register will return 21 h.

Reserved Register - Index 59h (Bank 0)
Register Location : 59h
Power on Default Value : 70h

Attribute :
Read/Write
Size :
8 bits


Bit 7 : Reserved
Bit 6 : Temperature sensor diode 3. Set to 1, select Pentium II compatible Diode. Set to 0 to select $2 \mathrm{~N} 3904 \mathrm{Bi}-$ polar mode.

Bit 5 : Temperature sensor diode 2. Set to 1, select Pentium II compatible Diode. Set to 0 to select 2N3904 Bipolar mode.

Bit 4 : Temperature sensor diode 1. Set to 1, select Pentium II compatible Diode. Set to 0 to select 2N3904 Bipolar mode.

Bit 3-0 : Reserved

PWMOUT1 Control Register - Index 5Ah (Bank 0)
Register Location :
5Ah
Power on default value : FFh
Attribute :
Read/Write
Size :
8 bits


Bit 7 : PWMOUT1 duty cycle control
Write FF, Duty cycle is $100 \%$, Write 00, Duty cycle is $0 \%$.

PWMOUT2 Control Register - Index 5Bh (Bank 0)
Register Location :
5Bh
Power on default value : FFh
Attribute :
Read/Write
Size :
8 bits


Bit $7: ~ P W M O U T 2$ duty cycle control. Write FF, Duty cycle is $100 \%$, Write 00, Duty cycle is 0\%.

## nuvoton

PWMOUT1/2 Clock Select Register - Index 5Ch (Bank 0)
Register Location : 5Ch
Power on Default Value : 11h

Attribute :
Read/Write
Size :
8 bits


Bit 7 : Reserved
Bit 6-4 : PWMOUT2 clock selection. The clock defined frequency is same as PWMOUT1 clock selection.

Bit 3 : Reserved
Bit 2-0 : PWMOUT1 clock Selection.

$$
\begin{aligned}
& <2: 0>=000: 46.87 \mathrm{~K} \mathrm{~Hz} \\
& <2: 0>=001: 23.43 \mathrm{~K} \mathrm{~Hz} \text { (Default) } \\
& <2: 0>=010: 11.72 \mathrm{~K} \mathrm{~Hz} \\
& <2: 0>=011: \quad 5.85 \mathrm{~K} \mathrm{~Hz} \\
& <2: 0>=100: \quad 2.93 \mathrm{~K} \mathrm{~Hz}
\end{aligned}
$$

VBAT Monitor Control Register - Index 5Dh (Bank 0)
Register Location : 5Dh
Power on Default Value : 00h
Attribute :
Read/Write
Size :
8 bits


Bit 7 : Fan3 divisor Bit 2.
Bit 6 : Fan2 divisor Bit 2.
Bit 5 : Fan1 divisor Bit 2.
Bit 4 : Reserved.
Bit 3 : Temperature sensor 3 select into thermal diode such as Pentium II CPU supported. Set to 1 , select bipolar sensor. Set to 0 , select thermistor sensor.
Bit 2 : Sensor 2 type selection. Set to 1 , select bipolar sensor. Set to 0 , select thermistor sensor.
Bit 1 : Sensor 1 type selection. Set to 1 , select bipolar sensor. Set to 0 , select thermistor sensor.
Bit 0 : Set to 1 , enable battery voltage monitor. Set to 0 , disable battery voltage monitor. If enable this bit, the monitor value is value after one monitor cycle. Note that the monitor cycle time is at least 300 ms for W83627HG hardware monitor.

Fan divisor table :

| Bit 2 | Bit 1 | Bit 0 | Fan Divi- <br> sor | Bit 2 | Bit 1 | Bit 0 | Fan Divisor |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 16 |
| 0 | 0 | 1 | 2 | 1 | 0 | 1 | 32 |
| 0 | 1 | 0 | 4 | 1 | 1 | 0 | 64 |
| 0 | 1 | 1 | 8 | 1 | 1 | 1 | 128 |

## nuvoton

Reserved Register - Index 5Eh (Bank 0)
This register is reserved.

Reserved Register - Index 5Fh (Bank 0)
This register is reserved.

VTIN2 Reading (High Byte) - Index 50h (Bank 1)
Register Location: 50h
Attribute : Read Only
Size : 8 bits


Bit 7 : Temperature $<8: 1>$ of sensor 2 , which is high byte.

VTIN2 Reading (Low Byte) - Index 51h (Bank 1)
Register Location: 51h
Attribute : Read Only
Size : 8 bits


Bit 7 : Temperature $<0>$ of sensor2, which is low byte.
Bit 6-0 : Reserved.

VTIN2 Configuration Register - Index 52h (Bank 1 )
Register Location :
52h


Bit 7-5 : Read - Reserved. This bit should be set to 0 .
Bit 4-3 : Read/Write - Number of faults to detect before setting OVT\# output to avoid false tripping due to noise.

Bit 2 : Read - Reserved. This bit should be set to 0 .
Bit 1 : Read/Write - OVT\# Interrupt mode select. This bit default is set to 0, which is compared mode. When set to 1, interrupt mode will be selected.

Bit 0 : Read/Write - When set to 1 the sensor will stop monitor.

VTIN2 Hysteresis (High Byte) Register - Index 53h (Bank 1)
Register Location : 53h
Power on Default Value 4Bh
Attribute :
Read/Write
Size :
8 bits


Bit 7-0 : Temperature hysteresis bit 8-1, which is High Byte. The temperature default 75 degree C .

## nuvoton

VTIN2 Hysteresis (Low Byte) Register - Index 54h (Bank 1 )
Register Location :
54h
Power on Default Value 00h

Attribute :
Read/Write
Size : 8 bits


Bit 7 : Hysteresis temperature bit 0, which is low Byte.
Bit 6-0 : Reserved.

VTIN2 Over-temperature (High Byte) Register - Index 55h (Bank 1)
Register Location : 55h
Power on Default Value 50h
Attribute :
Read/Write
Size :
8 bits


Bit 7-0 : Over-temperature bit 8-1, which is High Byte. The temperature default 80 degree C.

VTIN2 Over-temperature (Low Byte) Register - Index 56h (Bank 1 )
Register Location :
Power on Default Value
56h

Read/Write
Size : 8 bits


Bit 7 : Over-temperature bit 0, which is low Byte.
Bit 6-0 : Reserved.

VTIN3 Reading (High Byte) Register - Index 50h (Bank 2)
Register Location: 50h
Attribute: Read Only
Size : 8 bits


Bit 7-0 : Temperature <8: 1> of sensor 2, which is high byte.

## nuvoton

VTIN3 Reading (Low Byte) Register - Index 51h (Bank 2)
Register Location: 51h
Attribute : Read Only
Size : 8 bits


Bit 7 : Temperature <0> of sensor2, which is low byte.
Bit 6-0 : Reserved.

VTIN3 Configuration Register - Index 52h (Bank 2)
Register Location : 52h
Power on Default Value : 00h
Attribute :
Read/Write
Size :
8 bits


Bit 7-5: Read - Reserved. This bit should be set to 0 .
Bit 4-3 : Read/Write - Number of faults to detect before setting OVT\# output to avoid false tripping due to noise.

Bit 2 : Read - Reserved. This bit should be set to 0 .
Bit 1 : Read/Write - OVT\# Interrupt Mode select. This bit default is set to 0 , which is Compared Mode. When set to 1 , Interrupt Mode will be selected.
Bit 0 : Read/Write - When set to 1 the sensor will stop monitor.

VTIN3 Hysteresis (High Byte) Register - Index 53h (Bank 2)

Register Location : 53h
Power on Default Value : 4Bh
Attribute :
Read/Write
Size :
8 bits


Bit 7-0 : Temperature hysteresis bit 8-1, which is High Byte. The temperature default 75 degree C .

VTIN3 Hysteresis (Low Byte) Register - Index 54h (Bank 2)
Register Location :
54h
Power on Default Value :
00h
Attribute :
Read/Write
Size :
8 bits


Bit 7 : Hysteresis temperature bit 0 , which is low Byte.
Bit 6-0 : Reserved.

## nuvoton

VTIN3 Over-temperature (High Byte) Register - Index 55h (Bank 2)
Register Location : 55h
Power on Default Value : 50h
Attribute :
Read/Write
Size :
8 bits


Bit 7-0 : Over-temperature bit 8-1, which is High Byte. The temperature default 80 degree $C$.

VTIN3 Over-temperature (Low Byte) Register - Index 56h (Bank 2 )
Register Location : 56h
Power on Default Value : 00h
Attribute :
Read/Write
Size :
8 bits


Bit 7 : Over-temperature bit 0, which is low Byte.
Bit 6-0 : Reserved.

Interrupt Status Register 3 - Index 50h (BANK4)
Register Location : 50h
Power on Default Value : 00h
Attribute :
Read Only
Size :
8 bits


Bit 7-2 : Reserved.
Bit 1: A one indicates a High or Low limit of VBAT has been exceeded.
Bit 0 : A one indicates a High or Low limit of 5VSB has been exceeded.

## SMI\# Mask Register 3 - Index 51h (BANK 4)

Register Location :
51h
Power on Default Value : 00h

Attribute :
Read/Write
Size :
8 bits


Bit 7-2 : Reserved.
Bit 1 : A one disables the corresponding interrupt status bit for $\overline{S M I}$ interrupt.
Bit 0 : A one disables the corresponding interrupt status bit for SMI interrupt.

Reserved Register - Index 52h (Bank 4 )
This register is reserved for Winbond internal use.
BEEP Control Register 3 - Index 53h (Bank 4 )

## nuvoton

Register Location : 53h
Power on Default Value : 00h

Attribute :
Read/Write
Size :
8 bits


Bit 7-6 : Reserved.
Bit 5 : User define BEEP output function. Write 1 , the BEEP is always active. Write 0 , this function is inactive. (Default 0)

Bit 4-2 : Reserved.
Bit 1 : Enable BEEP output from VBAT. Write 1, enable BEEP output, which is default value.
Bit 0 : Enable BEEP Output from 5VSB. Write 1, enable BEEP output, which is default value.

Temperature Sensor 1 Offset Register - Index 54h (Bank 4)
Register Location : 54h
Power on Default Value : 00h
Attribute :
Read/Write
Size : 8 bits


Bit 7-0 : Temperature 1 base temperature. The temperature is added by both monitor value and offset value.

Temperature Sensor 2 Offset Register - Index 55h (Bank 4)
Register Location : 55h
Power on Default Value : 00h
Attribute :
Read/Write
Size :
8 bits


Bit 7-0 : Temperature 2 base temperature. The temperature is added by both monitor value and offset value.

Temperature Sensor 3 Offset Register - Index 56h (Bank 4 )
Register Location : 56h
Power on Default Value : 00h
Attribute :
Read/Write
Size :
8 bits


Bit 7-0 : Temperature 3 base temperature. The temperature is added by both monitor value and offset value.

Reserved Register - Index 57h ~ 58h
These registers are reserved for Winbond internal use.

## nuvoton

Real Time Hardware Status Register I - Index 59h (Bank 4)
Register Location : 59h
Power on Default Value : 00h
Attribute :
Read Only
Size :
8 bits


Bit 7 : FAN 2 Status. Set 1 , the fan speed counter is over the limit value. Set 0 , the fan speed counter is in the limit range.
Bit 6 : FAN 1 Status. Set 1 , the fan speed counter is over the limit value. Set 0 , the fan speed counter is in the limit range.

Bit 5 : Temperature sensor 2 Status. Set 1, the voltage of temperature sensor is over the limit value. Set 0 , the voltage of temperature sensor is in the limit range.
Bit 4 : Temperature sensor 1 Status. Set 1, the voltage of temperature sensor is over the limit value. Set 0 , the voltage of temperature sensor is in the limit range.
Bit $3:+5 \mathrm{~V}$ Voltage Status. Set 1 , the voltage of +5 V is over the limit value. Set 0 , the voltage of +5 V is in the limit range.

Bit $2:+3.3 \mathrm{~V}$ Voltage Status. Set 1 , the voltage of +3.3 V is over the limit value. Set 0 , the voltage of +3.3 V is in the limit range.
Bit 1 : VCOREB Voltage Status. Set 1 , the voltage of VCOREB is over the limit value. Set 0 , the voltage of VCOREB is in the limit range.
Bit 0 : VCOREA Voltage Status. Set 1 , the voltage of VCORE $A$ is over the limit value. Set 0 , the voltage of VCORE $A$ is in the limit range.

Real Time Hardware Status Register II - Index 5Ah (Bank 4 )
Register Location :
5Ah
Power on Default Value : 00h
Attribute :
Read Only
Size :
8 bits


Bit 7-6 : Reserved
Bit 5 : Temperature sensor 3 Status. Set 1, the voltage of temperature sensor is over the limit value. Set 0 , the voltage of temperature sensor is in the limit range.
Bit 4 : Case Open Status. Acts like Index 42[4], when Chassis Intrusion Event occurs, this bit will be set 1 . Until the event is cleared, this bit returns to 0 .
Bit 3 : FAN3 Voltage Status. Set 1 , the fan speed counter is over the limit value. Set 0 , the fan speed counter is during the limit range.

Bit 2 : -5 V Voltage Status. Set 1 , the voltage of -5 V is over the limit value. Set 0 , the voltage of -5 V is during the limit range.

Bit $1:-12 \mathrm{~V}$ Voltage Status. Set 1 , the voltage of -12 V is over the limit value. Set 0 , the voltage of 12 V is during the limit range.
Bit $0:+12 \mathrm{~V}$ Voltage Status. Set 1 , the voltage of +12 V is over the limit value. Set 0 , the voltage of +12 V is in the limit range.

Real Time Hardware Status Register III - Index 5Bh (Bank 4 )
Register Location :
5Bh
Power on Default Value :
00h
Attribute :
Read Only
Size : 8 bits

## nuVOTOn



## Bit 7-2 : Reserved.

Bit 1 : VBAT Voltage Status. Set 1 , the voltage of VBAT is over the limit value. Set 0 , the voltage of VBAT is during the limit range.
Bit $0: 5 \mathrm{VSB}$ Voltage Status. Set 1 , the voltage of 5 VSB is over the limit value. Set 0 , the voltage of 5 VSB is in the limit range.

## Reserved Register - Index 5Ch (Bank 4 )

This register is reserved for Winbond internal use.

VID Output Register - Index 5Dh (Bank 4 )
Register Location :
5Dh
Power on Default Value :
$<7: 0>=0000,0000 \mathrm{~h}$
Attribute :
Read/Write
Size :
8 bits


Bit 7 : VID Output Enable. Set 1, enable VID pins to output. Set 0, disable VID pins to output. Default is 0 .

Bit 6-5 : Reserved.
Bit 4-0 : Set 1 , VID pins drive a 1 . Set 0 , VID pins drive a 0 . Default is 0 .

Value RAM 2- Index 50h-5Ah (auto-increment) (BANK 5)

| Address A6-A0 <br> Auto-Increment | Description |
| :--- | :--- |
| 50 h | 5VSB reading |
| 51 h | VBAT reading |
| 52 h | Reserved |
| 53 h | Reserved |
| 54 h | 5 VSB High Limit |
| 55 h | 5 VSB Low Limit. |
| 56 h | VBAT High Limit |
| 57 h | VBAT Low Limit |

Winbond Test Register - Index 50h (Bank 6 )
This register is reserved for Winbond internal use.

## 9. SERIAL IRQ

W83627HG supports a serial IRQ scheme. This allowS a signal line to be used to report the legacy ISA interrupt rerquests. Because more than one device may need to share the signal serial IRQ signal line, an open drain signal scheme is used. The clock source is the PCI clock. The serial interrupt is transfered on the IRQSER signal, one cycle consisting of three frames types: a start frame, several IRQ/Data frame, and one Stop frame.

### 9.1 Start Frame

There are two modes of operation for the IRQSER Start frame: Quiet mode and Continuous mode.
In the Quiet mode, the peripheral drives the SERIRQ signal active low for one clock, and then tristates it. This brings all the states machines of the peripherals from idle to active states. The host controller will then take over driving IRQSER signal low in the next clock and will continue driving the IRQSER low for programmable 3 to 7 clock periods. This makes the total number of clocks low for 4 to 8 clock periods. After these clocks, the host controller will drive the IRQSER high for one clock and then tri-states it.
In the Continuous mode, only the host controller initiates the START frame to update IRQ/Data line information. The host controller drives the IRQSER signal low for 4 to 8 clock periods. Upon a reset, the IRQSER signal is defaulted to the Continuous mode for the host controller to initiate the first Start frame.

### 9.2 IRQ/Data Frame

Once the start frame has been initiated, all the peripherals must start counting frames based on the rsing edge of the start pulse. Each IRQ/Data Frame is three clocks: Sample phase, Recovery phase, and Turn-around phase.
During the Sample phase, the peripheral drives SERIRQ low if the corresponding IRQ is active. If the corresponding IRQ is inactive, then IRQSER must be left tri-stated. During the Recovery phase, the peripheral device drives the IRQSER high. During the Turn-around phase, the peripheral device left the IRQSER tri-stated.
The IRQ/Data Frame has a number of specific order, as shown in Table 9-1.

Table 9-1 IRQSER Sampling periods

| IRQ/Data Frame | Signal Sampled | \# of clocks past Start |
| :---: | :---: | :---: |
| 1 | IRQ0 | 2 |
| 2 | IRQ1 | 5 |
| 3 | SMI | 8 |
| 4 | IRQ3 | 11 |
| 5 | IRQ4 | 14 |
| 6 | IRQ5 | 17 |
| 7 | IRQ6 | 20 |
| 8 | IRQ7 | 23 |
| 9 | IRQ8 | 26 |
| 10 | IRQ9 | 29 |
| 11 | IRQ10 | 32 |
| 12 | IRQ11 | 35 |
| 13 | IRQ12 | 38 |
| 14 | IRQ13 | 41 |
| 15 | IRQ14 | 44 |
| 16 | IRQ15 | 47 |
| 17 | $\overline{\text { IOCHCK }}$ | 50 |
| 18 | $\overline{\text { INTA }}$ | 53 |
| 19 | $\overline{\text { INTB }}$ | 56 |
| 20 | $\overline{\text { INTC }}$ | 59 |
| 21 | INTD | 62 |
| 32: 22 | Unassigned | 95 |

### 9.3 Stop Frame

After all IRQ/Data Frames have completed, the host controller will terminate IRQSER by a Stop frame. Only the host controller can initiate the Stop frame by driving IRQSER low for 2 or 3 clocks. If the Stop Frame is low for 2 clocks, the next IRQSER cycle's Sample mode is the Quiet mode. If the Stop Frame is low for 3 clocks, the next IRQSER cycle's Sample mode is the Continuous mode.

## 10. UART PORT

### 10.1 Universal Asynchronous Receiver/Transmitter (UART A, UART B)

The UARTs are used to convert parallel data into serial format for transmission and to convert serial data into parallel format during reception. The serial data format is a start bit, followed by five to eight data bits, a parity bit (if programmed) and one, one-and-a-half (five-bit format only) or two stop bits. The UARTs are capable of handling divisors of 1 to 65535 and producing a $16 x$ clock for driving the internal transmitter logic. Provisions are also included to use this 16 x clock to drive the receiver logic. The UARTs also support the MIDI data rate. Furthermore, the UARTs also include a complete modem control capability and 16 -byte FIFOs for reception and transmission to reduce the number of interrupts presented to the CPU.

### 10.2 Register Description

### 10.2.1 UART Control Register (UCR) (Read/Write)

The UART Control Register defines and controls the protocol for asynchronous data communication, including data length, stop bit, parity, and baud rate selection.

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NAME | BDLAB | SSE | PBFE | EPE | PBE | MSBE | DLS1 | DLS0 |
| DEFAULT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| BIT | DESCRIPTION |
| :---: | :--- |
| 7 | BDLAB. Baudrate Divisor Latch Access Bit. When this bit is set to logical 1, designers <br> can access the divisor (in 16-bit binary format) from the divisor latches of the baud-rate <br> generator during a read or write operation. When this bit is set to logical 0, the Receiver <br> Buffer Register, the Transmitter Buffer Register, and the Interrupt Control Register can be <br> accessed. |
| 6 | SSE. Set Silence Enable. A logical 1 forces the Serial Output (SOUT) to a silent state (a <br> logical 0). Only IRTX is affected by this bit; the transmitter is not affected. |
| 5 | PBFE. Parity Bit Fixed Enable. When PBE and PBFE of UCR are both set to logical 1, <br> (1) If EPE is logical 1, the parity bit is fixed at logical 0 when transmitting and checking. <br> (2) If EPE is logical 0, the parity bit is fixed at logical 1 when transmitting and checking. |
| 4 | EPE. Even Parity Enable. When PBE is set to logical 1, this bit counts the number of <br> logical 1's in the data word bits and determines the parity bit. When this bit is set to logical <br> 1, the parity bit is set to logical 1 if an even number of logical 1's are sent or checked. <br> When the bit is set to logical 0, the parity bit is logical 1 if an odd number of logic 1's are <br> sent or checked. |
| 3 | PBE. Parity Bit Enable. When this bit is set to logical 1, the transmitter inserts a stop bit <br> between the last data bit and the stop bit of the SOUT, and the receiver checks the parity <br> bit in the same position. |
| 2 | MSBE. Multiple Stop Bits Enable. This bit defines the number of stop bits in each serial <br> character that is transmitted or received. |


| BIT | DESCRIPTION |  |
| :---: | :--- | :--- |
|  | (1) If MSBE is set to logical 0, one stop bit is sent and checked. <br> (2) If MSBE is set to logical 1 and the data length is 5 bits, one-and-a-half stop bits are <br> sent and checked. <br> (3) If MSBE is set to logical 1 and the data length is 6,7 or 8 bits, two stop bits are sent <br> and checked. |  |
| 1 | DLS1. Data Length Select Bit 1. | These two bits define the number of data <br> bits that are sent or checked in each serial <br> character. |
| 0 | DLS0. Data Length Select Bit $\mathbf{0 .}$ |  |


| DLS1 | DLS0 | DATA LENGTH |
| :---: | :---: | :---: |
| 0 | 0 | 5 bits |
| 0 | 1 | 6 bits |
| 1 | 0 | 7 bits |
| 1 | 1 | 8 bits |

The following table identifies the remaining UART registers. Each one is described separately in the following sections.

## nuvoton

| Bit Number |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register Address Base |  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| $\begin{gathered} +0 \\ \text { BDLAB }=0 \end{gathered}$ | Receiver Buffer Register (Read Only) | RBR | RX Data Bit 0 | RX Data Bit 1 | RX Data Bit 2 | RX Data Bit 3 | RX Data Bit 4 | RX Data Bit 5 | RX Data Bit 6 | RX Data Bit 7 |
| $\begin{gathered} +0 \\ \text { BDLAB }=0 \end{gathered}$ | Transmitter Buffer Register (Write Only) | TBR | $\begin{gathered} \text { TX Data } \\ \text { Bit } 0 \end{gathered}$ | TX Data <br> Bit 1 | $\begin{gathered} \text { TX Data } \\ \text { Bit } 2 \end{gathered}$ | $\begin{gathered} \text { TX Data } \\ \text { Bit } 3 \end{gathered}$ | $\begin{gathered} \text { TX Data } \\ \text { Bit } 4 \end{gathered}$ | TX Data <br> Bit 5 | $\begin{gathered} \text { TX Data } \\ \text { Bit } 6 \end{gathered}$ | $\begin{gathered} \text { TX Data } \\ \text { Bit } 7 \end{gathered}$ |
| $\begin{gathered} +1 \\ \text { BDLAB }=0 \end{gathered}$ | Interrupt Control Register | ICR | RBR Data Ready Interrupt Enable (ERDRI) | TBR Empty Interrupt Enable (ETBREI) | USR <br> Interrupt Enable <br> (EUSRI) | HSR Interrupt En- able (EHSRI) | 0 | 0 | 0 | 0 |
| + 2 | Interrupt Status Register (Read Only) | ISR | "0" if Interrupt Pending | Interrupt Status <br> Bit (0) | Interrupt Status <br> Bit (1) | Interrupt Status <br> Bit (2)** | 0 | 0 | FIFOs <br> Enabled <br> ** | FIFOs <br> Enabled <br> ** |
| +2 | UART FIFO Control Register (Write Only) | UFR | FIFO Enable | $\begin{gathered} \hline \text { RCVR } \\ \text { FIFO } \\ \text { Reset } \end{gathered}$ | $\begin{aligned} & \text { XMIT } \\ & \text { FIFO } \\ & \text { Reset } \end{aligned}$ | DMA Mode Select | Reserved | Reversed | RX Interrupt Active Level (LSB) | RX Interrupt Active Level (MSB) |
| + 3 | UART Control Register | UCR | Data Length Select Bit 0 (DLSO) | Data Length Select Bit 1 (DLS1) | Multiple Stop Bits Enable (MSBE) | Parity Bit Enable (PBE) | Even Parity Enable (EPE) | Parity Bit Fixed Enable PBFE) | Set <br> Silence Enable (SSE) | Baudrate Di- <br> visor <br> Latch <br> Access Bit <br> (BDLAB) |
| + 4 | Handshake Control Register | HCR | Data Terminal Ready (DTR) | Request to Send (RTS) | Loopback RI Input | IRQ Enable | Internal Loopback Enable | 0 | 0 | 0 |
| + 5 | UART Status Register | USR | RBR Data Ready (RDR) | Overrun Error (OER) | Parity Bit Error (PBER) | No Stop Bit Error (NSER) | Silent Byte Detected (SBD) | TBR Empty (TBRE) | TSR Empty (TSRE) | RX FIFO Error Indication (RFEI) ** |
| + 6 | Handshake Status Register | HSR | CTS Toggling <br> (TCTS) | DSR Toggling (TDSR) | $\begin{gathered} \text { RI Falling } \\ \text { Edge } \\ \text { (FERI) } \end{gathered}$ | $\begin{aligned} & \text { DCD Tog- } \\ & \text { gling } \\ & \text { (TDCD) } \\ & \hline \end{aligned}$ | Clear to Send (CTS) | Data Set Ready (DSR) | Ring Indicator <br> (RI) | Data Carrier Detect (DCD) |
| + 7 | User Defined Register | UDR | Bit 0 | Bit 1 | Bit 2 | Bit 3 | Bit 4 | Bit 5 | Bit 6 | Bit 7 |
| $\begin{gathered} +0 \\ \text { BDLAB }=1 \end{gathered}$ | Baudrate Divisor Latch Low | BLL | Bit 0 | Bit 1 | Bit 2 | Bit 3 | Bit 4 | Bit 5 | Bit 6 | Bit 7 |
| $\begin{gathered} +1 \\ \text { BDLAB }=1 \end{gathered}$ | Baudrate Divisor Latch High | BHL | Bit 8 | Bit 9 | Bit 10 | Bit 11 | Bit 12 | Bit 13 | Bit 14 | Bit 15 |

*: Bit 0 is the least significant bit. The least significant bit is the first bit serially transmitted or received.
**: These bits are always 0 in 16450 Mode.

### 10.2.2 UART Status Register (USR) (Read/Write)

This 8-bit register provides information about the status of data transfer during communication.

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NAME | RFEI | TSRE | TBRE | SBD | NSER | PBER | OER | RDR |
| DEFAULT | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |


| BIT | DESCRIPTION |
| :---: | :---: |
| 7 | RFEI. RX FIFO Error Indication. In 16450 mode, this bit is always set to logical 0 . In 16550 mode, this bit is set to logical 1 when there is at least one parity-bit error and no stop-bit error or silent-byte detected in the FIFO. In 16550 mode, this bit is cleared to logical 0 by reading from the USR if there are no remaining errors left in the FIFO. |
| 6 | TSRE. Transmitter Shift Register Empty. In 16450 mode, this bit is set to logical 1 when TBR and TSR are both empty. In 16550 mode, it is set to logical 1 when the transmit FIFO and TSR are both empty. Otherwise, this bit is set to logical 0 . |
| 5 | TBRE. Transmitter Buffer Register Empty. In 16450 mode, when a data character is transferred from TBR to TSR, this bit is set to logical 1. If ETREI or ICR is high, an interrupt is generated to notify the CPU to write the next data. In 16550 mode, this bit is set to logical 1 when the transmit FIFO is empty. It is set to logical 0 when the CPU writes data into TBR or the FIFO. |
| 4 | SBD. Silent Byte Detected. This bit is set to logical 1 to indicate that received data are kept in silent state for the time it takes to receive a full word, which includes the start bit, data bits, parity bit, and stop bits. In 16550 mode, it indicates the same condition for the data on the top of the FIFO. When the CPU reads USR, it sets this bit to logical 0. |
| 3 | NSER. No Stop Bit Error. This bit is set to logical 1 to indicate that the received data have no stop bit. In 16550 mode, it indicates the same condition for the data on the top of the FIFO. When the CPU reads USR, it sets this bit to logical 0 . |
| 2 | PBER. Parity Bit Error. This bit is set to logical 1 to indicate that the received data has the wrong parity bit. In 16550 mode, it indicates the same condition for the data on the top of the FIFO. When the CPU reads USR, it sets this bit to logical 0 . |
| 1 | OER. Overrun Error. This bit is set to logical 1 to indicate that the received data have been overwritten by the next received data before they are read by the CPU. In 16550 mode, it indicates the same condition, instead of FIFO full. When the CPU reads USR, it sets this bit to logical 0 . |
| 0 | RDR. RBR Data Ready. This bit is set to logical 1 to indicate that the received data are ready to be read by the CPU in the RBR or FIFO. When no data are left in the RBR or FIFO, the bit is set to logical 0 . |

### 10.2.3 Handshake Control Register (HCR) (Read/Write)

This register controls pins used with handshaking peripherals such as modems and also controls the diagnostic mode of the UART.

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NAME | RESERVED |  |  | INTERNAL <br> LOOPBACK <br> ENABLE | IRQ <br> ENABLE | LOOPBACK <br> RI INPUT | RTS | DTR |
| DEFAULT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| BIT | DESCRIPTION |
| :---: | :--- |
| $7-5$ | RESERVED. |
| 4 | INTERNAL LOOPBACK ENABLE. When this bit is set to logical 1, the UART enters di- <br> agnostic mode, as follows: <br> (1) SOUT is forced to logical 1, and SIN is isolated from the communication link. <br> (2) The modem output pins are set to their inactive state. <br> (3) The modem input pins are isolated from the communication link and connect inter- <br> nally as DTR(bit 0 of HCR) $\rightarrow$ DSR\#, RTS (bit 1 of HCR) $\rightarrow$ CTS\#, Loopback RI input <br> (bit 2 of HCR) $\rightarrow$ RI\# and IRQ enable (bit 3 of HCR) $\rightarrow$ DCD\#. <br> Aside from the above connections, the UART operates normally. This method allows the <br> CPU to test the UART in a convenient way. |
| 3 | IRQ ENABLE. The UART interrupt output is enabled by setting this bit to logical 1. In di- <br> agnostic mode, this bit is internally connected to the modem control input DCD\#. |
| 2 | LOOPBACK RI INPUT. This bit is only used in the diagnostic mode. In diagnostic mode, <br> this bit is internally connected to the modem control input RI\#. |
| 1 | RTS. Request to Send. This bit controls the RTS\# output. The value of this bit is inverted <br> and output to RTS\#. |
| 0 | DTR. Data Terminal Ready. This bit controls the DTR\# output. The value of this bit is in- <br> verted and output to DTR\#. |

### 10.2.4 Handshake Status Register (HSR) (Read/Write)

This register reflects the current state of the four input pins used with handshake peripherals such as modems and records changes on these pins.

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NAME | DCD | RI | DSR | CTS | TDCD | FERI | TDSR | TCTS |
| DEFAULT | NA | NA | NA | NA | NA | NA | NA | NA |


| BIT | DESCRIPTION |
| :---: | :--- |
| 7 | DCD. Data Carrier Detect. This bit is the opposite of the DCD\# input. This bit is equiva- <br> lent to bit 3 of HCR in the loopback mode. |
| 6 | RI. Ring Indicator. This bit is the opposite of the RI\# input. This bit is equivalent to bit 2 <br> of HCR in the loopback mode. |
| 5 | DSR. Data Set Ready. This bit is the opposite of the DSR\# input. This bit is equivalent to <br> bit 0 of HCR in the loopback mode. |
| 4 | CTS. Clear to Send. This bit is the opposite of the CTS\# input. This bit is equivalent to bit |


| BIT | DESCRIPTION |
| :---: | :--- |
|  | 1 of HCR in the loopback mode. |
| 3 | TDCD. DCD\# Toggling. This bit indicates that the DCD\# pin has changed state after <br> HSR was read by the CPU. |
| 2 | FERI. RI Falling Edge. This bit indicates that the RI\# pin has changed from low to high <br> after HSR was read by the CPU. |
| 1 | TDSR. DSR\# Toggling. This bit indicates that the DSR\# pin has changed state after <br> HSR was read by the CPU. |
| 0 | TCTS. CTS\# Toggling. This bit indicates that the CTS\# pin has changed state after HSR <br> was read by the CPU. |

### 10.2.5 UART FIFO Control Register (UFR) (Write only)

This register is used to control the FIFO functions of the UART.

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NAME | RX IAL <br> (MSB) | RXIAL <br> (LSB) | RESREVED |  | DMA <br> MODE <br> SELECT | TRANSMITTER <br> FIFO RESET | RECEIVER <br> FIFO <br> RESET | FIFO <br> ENABLE |
| DEFAULT | 0 | 0 | NA | NA | 0 | 0 | 0 | 0 |


| BIT | DESCRIPTION |  |
| :---: | :--- | :--- |
| 7 | RX IAL (MSB). RX INTERRUPT ACTIVE <br> LEVEL. | These two bits are used to set the active <br> level of the receiver FIFO interrupt. The ac- <br> tive level is the number of bytes that must <br> be in the receiver FIFO to generate an in- <br> terrupt. |
| 6 | RX IAL (LSB). RX INTERRUPT ACTIVE <br> LEVEL. |  |
| $5-4$ | RESERVED. |  |
| 3 | DMA MODE SELECT. When this bit is set to logical 1, the DMA mode changes from <br> mode 0 to mode 1 if UFR bit 0 $=1$. |  |
| 2 | TRANSMITTER FIFO RESET. Setting this bit to logical 1 resets the TX FIFO counter <br> logic to its initial state. This bit is automatically cleared afterwards. |  |
| 1 | RECEIVER FIFO RESET. Setting this bit to logical 1 resets the RX FIFO counter logic to <br> its initial state. This bit is automatically cleared afterwards. |  |
| 0 | FIFO ENABLE. This bit enables 16550 mode. This bit should be set to logical 1 before <br> the other UFR bits are programmed. |  |


| BIT 7 | BIT 6 | RX FIFO INTERRUPT ACTIVE LEVEL (BYTES) |
| :---: | :---: | :---: |


| 0 | 0 | 01 |
| :--- | :--- | :--- |
| 0 | 1 | 04 |
| 1 | 0 | 08 |
| 1 | 1 | 14 |

### 10.2.6 Interrupt Status Register (ISR) (Read only)

This register reflects the UART interrupt status.

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NAME | FIFOS ENABLED | RESERVED |  | INTERRUPT <br> STATUS <br> BIT2 | INTERRUPT <br> STATUS <br> BIT1 | INTERRUPT <br> STATUS <br> BIT0 | 0 IF <br> INTERRUPT <br> PENDING |  |
| DEFAULT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |


| BIT | DESCRIPTION |
| :---: | :--- |
| $7-6$ | FIFOS ENABLED. These two bits are set to logical 1 when UFR, bit $0=1$. |
| $5-4$ | RESERVED. These two bits are always logical 0. |$⿻$| 3 |
| :---: | | INTERRUPT STATUS BIT2. In 16450 mode, this bit is logical 0. In 16550 mode, bit 3 and |
| :--- |
| 2 are set to logical 1 when a time-out interrupts is pending. See the table below. |\(\left|\begin{array}{l}These two bits identify the priority level of <br>

the pending interrupt, as shown in the table <br>
below.\end{array}\right|\)

| ISR |  |  |  | INTERRUPT SET AND FUNCTION |  |  |  |
| :---: | :---: | :---: | :---: | :--- | :--- | :--- | :--- |
| Bit <br> 3 | Bit <br> 2 | Bit <br> 1 | Bit <br> 0 | Interrupt <br> priority | Interrupt Type | Interrupt Source | Clear Interrupt |
| 0 | 0 | 0 | 1 | - | - | No Interrupt pending | - |
| 0 | 1 | 1 | 0 | First | UART Receive <br> Status | 1. OER $=1 \quad$ 2. PBER $=1$ <br> 3. NSER $=1 \quad$ 4. SBD $=1$ | Read USR |
| 0 | 1 | 0 | 0 | Second | RBR Data Ready | 1. RBR data ready <br> 2. FIFO interrupt active level <br> reached | 1. Read RBR <br> 2. Read RBR until FIFO <br> data under active level |
| 1 | 1 | 0 | 0 | Second | FIFO Data Timeout | Data present in RX FIFO for 4 <br> characters period of time since last <br> access of RX FIFO. | Read RBR |
| 0 | 0 | 1 | 0 | Third | TBR Empty | TBR empty | 1. Write data into TBR <br> 2. Read ISR (if priority is <br> third) |


| 0 | 0 | 0 | 0 | Fourth | Handshake status | $\begin{array}{ll} \text { 1. } . \text { TCTS }=1 & 2 . \\ 3 . & \text { TDSR }=1 \\ \text { 3. } \mathrm{FERI}=1 & 4 . \\ \text { TDCD }=1 \end{array}$ | Read HSR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

** Bit 3 of ISR is enabled when bit 0 of UFR is logical 1.

### 10.2.7 Interrupt Control Register (ICR) (Read/Write)

This 8 -bit register enables and disables the five types of controller interrupts separately. A selected interrupt can be enabled by setting the appropriate bit to logical 1 . The interrupt system can be totally disabled by setting bits 0 through 3 to logical 0 .

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NAME | RESERVED |  |  |  |  | EHSRI | EUSRI | ETBREI |
| ERDRI |  |  |  |  |  |  |  |  |
| DEFAULT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| BIT | DESCRIPTION |
| :---: | :--- |
| $7-4$ | RESERVED. These four bits are always logical 0. |
| 3 | EHSRI. Set this bit to logical 1 to enable the handshake status register interrupt. |
| 2 | EUSRI. Set this bit to logical 1 to enable the UART status register interrupt. |
| 1 | ETBREI. Set this bit to logical 1 to enable the TBR empty interrupt. |
| 0 | ERDRI. Set this bit to logical 1 to enable the RBR data ready interrupt. |

### 10.2.8 Programmable Baud Generator (BLL/BHL) (Read/Write)

Two 8-bit registers, BLL and BHL, compose a programmable baud generator that uses 24 MHz to generate a 1.8461 MHz frequency and divide it by a divisor from 1 to $\left(2^{16}-1\right)$. The output frequency of the baud generator is the baud rate multiplied by 16 , and this is the base frequency for the transmitter and receiver. The table below illustrates the use of the baud generator with a frequency of 1.8461 MHz . In high-speed UART mode (CROC, bits 7 and 6), the programmable baud generator directly uses 24 MHz and the same divisor as the normal speed divisor. As a result, in high-speed mode, the data transmission rate can be as high as 1.5 M bps.

| BAUD RATE FROM DIFFERENT PRE-DIVIDER |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| PRE-DIV: 13 |  |  |  |  |
| 1.8461M HZ | PRE- <br> DIV:1.625 <br> $\mathbf{1 4 . 7 6 9 M ~ H Z ~}$ | PRE-DIV: <br> $\mathbf{1 . 0}$ <br> $\mathbf{2 4 M ~ H Z ~}$ | DECIMAL DIVISOR <br> USED TO <br> GENERATE 16X <br> CLOCK | ERROR PERCENTAGE |
| 50 | 400 | 650 | 2304 | $* *$ |
| 75 | 600 | 975 | 1536 | $* *$ |
| 110 | 880 | 1430 | 1047 | $0.18 \%$ |
| 134.5 | 1076 | 1478.5 | 857 | $0.099 \%$ |
| 150 | 1200 | 1950 | 768 | $* *$ |
| 300 | 2400 | 3900 | 384 | $* *$ |

## nuvoton

| BAUD RATE FROM DIFFERENT PRE-DIVIDER |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| PRE-DIV: 13 <br> 1.8461M HZ | PRE- <br> DIV:1.625 <br> 14.769M HZ | $\begin{aligned} & \text { PRE-DIV: } \\ & 1.0 \\ & 24 \mathrm{M} \mathrm{HZ} \end{aligned}$ | DECIMAL DIVISOR USED TO GENERATE 16X CLOCK | ERROR PERCENTAGE |
| 600 | 4800 | 7800 | 192 | ** |
| 1200 | 9600 | 15600 | 96 | ** |
| 1800 | 14400 | 23400 | 64 | ** |
| 2000 | 16000 | 26000 | 58 | 0.53\% |
| 2400 | 19200 | 31200 | 48 | ** |
| 3600 | 28800 | 46800 | 32 | ** |
| 4800 | 38400 | 62400 | 24 | ** |
| 7200 | 57600 | 93600 | 16 | ** |
| 9600 | 76800 | 124800 | 12 | ** |
| 19200 | 153600 | 249600 | 6 | ** |
| 38400 | 307200 | 499200 | 3 | ** |
| 57600 | 460800 | 748800 | 2 | ** |
| 115200 | 921600 | 1497600 | 1 | ** |

** Unless specified, the error percentage for all of the baud rates is $0.16 \%$.
Note: Pre-Divisor is determined by CRFO of UART A and B.

### 10.2.9 User-defined Register (UDR) (Read/Write)

This is a temporary register that can be accessed and defined by the user.

## 11. Configuration Register

### 11.1 Plug and Play Configuration

The W83627HG/G uses Compatible PNP protocol to access configuration registers for setting up different types of configurations. In W83627HG/G, there are eleven Logical Devices (from Logical Device 0 to Logical Device B with the exception of logical device 4 for backward compatibility) which correspond to eleven individual functions: FDC (logical device 0), PRT (logical device 1), UART1 (logical device 2), UART2 (logical device 3), KBC (logical device 5) , CIR (Consumer IR, logical device 6), GPIO1 (logical device 7), GPIO2 (logical device 8) , GPIO3 (logical device 9), ACPI (logical device A), and hardware monitor (logical device B). Each Logical Device has its own configuration registers (above CR30). Host can access those registers by writing an appropriate logical device number into logical device select register at CR7.


### 11.1.1 Compatible PnP

### 11.1.1.1. Extended Function Registers

In Compatible PnP, there are two ways to enter Extended Function and read or write the configuration registers. HEFRAS (CR26 bit 6) can be used to select one out of these two methods of entering the Extended Function mode as follows :

| HEFRAS | address and value |
| :---: | :--- |
| 0 | write 87h to the location 2Eh twice |
| 1 | write 87h to the location 4Eh twice |

After Power-on reset, the value on RTSA (pin 51) is latched by HEFRAS of CR26. In Compatible PnP, a specific value ( 87 h ) must be written twice to the Extended Functions Enable Register (I/O port address 2Eh or 4Eh ) . Secondly, an index value ( $02 \mathrm{~h}, 07 \mathrm{~h} \sim \mathrm{FFh}$ ) must be written to the Extended Functions Index Register (I/O port address 2Eh or 4Eh same as Extended Functions Enable Register) to identify which configuration register is to be accessed. The designer can then access the desired configuration register through the Extended Functions Data Register (I/O port address 2Fh or 4Fh).

After programming of the configuration register is finished, an additional value (AAh) should be written to EFERs to exit the Extended Function mode to prevent unintentional access to those configura-

## nuvoton

tion registers. The designer can also set bit 5 of CR26 (LOCKREG) to high to protect the configuration registers against accidental accesses.
The configuration registers can be reset to their default or hardware settings only by a cold reset (pin LRESET = 1 ) . A warm reset will not affect the configuration registers.

### 11.1.1.2. Extended Functions Enable Registers (EFERs)

After a power-on reset, the W83627HG/G enters the default operating mode. Before the W83627HG /Fenters the extended function mode, a specific value must be programmed into the Extended Function Enable Register (EFER) so that the extended function register can be accessed. The Extended Function Enable Registers are write-only registers. On a PC/AT system, their port addresses are 2Eh or 4Eh (as described in previous section).

### 11.1.1.3. Extended Function Index Registers (EFIRs), Extended Function Data Registers (EFDRs)

After the extended function mode is entered, the Extended Function Index Register (EFIR) must be loaded with an index value ( $02 \mathrm{~h}, 07 \mathrm{~h}-\mathrm{FEh}$ ) to access Configuration Register 0 (CRO), Configuration Register 7 (CR07) to Configuration Register FE (CRFE), and so forth through the Extended Function Data Register (EFDR). The EFIRs are write-only registers with port address 2Eh or 4Eh (as described in section 12.2.1) on PC/AT systems; the EFDRs are read/write registers with port address 2Fh or 4Fh (as described in section 9.2.1) on PC/AT systems.

### 11.1.2 Configuration Sequence

To program W83627HG/G configuration registers, the following configuration sequence must be followed:
(1) Enter the extended function mode
(2) Configure the configuration registers
(3) Exit the extended function mode

### 11.1.2.1. Enter the extended function mode

To place the chip into the extended function mode, two successive wrtites of $0 \times 87$ must be applied to Extended Function Enable Registers (EFERs, i.e. 2Eh or 4Eh) .

### 11.1.2.2. Configurate the configuration registers

The chip selects the logical device and activates the desired logical devices through Extended Function Index Register (EFIR) and Extended Function Data Register (EFDR). EFIR is located at the same address as EFER, and EFDR is located at address (EFIR+1) .

First, write the Logical Device Number (i.e.,0x07) to the EFIR and then write the number of the desired logical device to the EFDR. If accessing the Chip (Global) Control Registers, this step is not required.
Secondly, write the address of the desired configuration register within the logical device to the EFIR and then write (or read) the desired configuration register through EFDR.

## nUVOTOR

### 11.1.2.3. Exit the extended function mode

To exit the extended function mode, one write of 0xAA to EFER is required. Once the chip exits the extended function mode, it is in the normal running mode and is ready to enter the configuration mode.

### 11.1.2.4. Software programming example

The following example is written in Intel 8086 assembly language. It assumes that the EFER is located at 2Eh, so EFIR is located at 2Eh and EFDR is located at 2Fh. If HEFRAS (CR26 bit 6 ) is set, 4Eh can be directly replaced by 4Eh and 2Fh replaced by 4Fh.

| ; Enter the extended function mode , interruptible double-write \| |
| :---: |
| MOV DX,2EH |
| MOV AL, 87H |
| OUT DX,AL |
| OUT DX,AL |
| ; Configurate logical device 1, configuration register CRFO \| |
| MOV DX,2EH |
| MOV AL,07H |
| OUT DX,AL ; point to Logical Device Number Reg |
| MOV DX,2FH |
| MOV AL, 01H |
| OUT DX,AL ; select logical device 1 |
| ; ${ }^{\text {a }}$ |
| MOV DX,2EH |
| MOV AL,FOH |
| OUT DX,AL ; select CRF0 |
| MOV DX,2FH |
| MOV AL,3CH |
| OUT DX,AL ; update CRF0 with value 3CH |
| ; Exit extended function mode \| |
| MOV DX,2EH |
| MOV AL,AAH |
| OUT DX,AL |

## nuvoton

### 11.2 Chip (Global) Control Register

CR02 (Default 0x00)

| Bit |  |
| :---: | :--- |
| $7-1$ | Reserved. |
| 0 | SWRST $->$ Soft Reset. |

CR07
Bit 7-0 : Logical Device Number

## CR20

Bit 7-0 : Device ID = 0x52 (read only).

CR21
Bit 7-0 : Device Rev (read only) .

| Version | Device Rev |
| :---: | :---: |
| G | 17 |
| J | 3 A |
| UD-A | 41 |

CR22 (Default 0xff)

| Bit |  |
| :---: | :--- |
| 7 | Reserved. |
| 6 | HMPWD <br> $0: ~ P o w e r ~ d o w n ~$ <br> $1: ~ N o ~ P o w e r ~ d o w n ~$ |
| 5 | URBPWD <br> $0: ~ P o w e r ~ d o w n ~$ <br> $1: ~ N o ~ P o w e r ~ d o w n ~$ |
| 4 | URAPWD <br> $0:$ Power down <br> $1: ~ N o ~ P o w e r ~ d o w n ~$ |
| 3 | PRTPWD <br> $0:$ Power down <br> $1: ~ N o ~ P o w e r ~ d o w n ~$ |
| $2-1$ | Reserved. |
| 0 | FDCPWD <br> $0: ~ P o w e r ~ d o w n ~$ <br> $1: ~ N o ~ P o w e r ~ d o w n ~$ |

## nuvoTon

CR23 (Default 0x00)

| Bit | Description |
| :---: | :--- |
| $7-1$ | Reserved. |
| 0 | IPD (Immediate Power Down) . When set to 1, it will put the whole chip into power <br> down mode immediately. |

CR24 (Default 0b1s000s0s)

| Bit | Description |
| :---: | :---: |
| 7 | EN16SA <br> 0 : 12 bit Address Qualification <br> 1: 16 bit Address Qualification |
| 6 | CLKIN <br> 0 : The clock input on Pin 1 should be 24 Mhz . <br> 1 : The clock input on Pin 1 should be 48 Mhz . <br> The corresponding power-on setting pin is SOUTB (pin 83) |
| 5-3 | Reserved |
| 2 | ENKBC (Read Only) <br> 0 : KBC is disabled after hardware reset. <br> 1 : KBC is enabled after hardware reset. <br> This bit is set/reset by power-on setting pin SOUTA ( pin 54 ) |
| 1 | Reserved |
| 0 | PNPCVS <br> 0 : The Compatible PnP address select registers have default values. <br> 1: The Compatible PnP address select registers have no default value. <br> When trying to make a change to this bit, new value of PNPCVS must be complementary to the old one to make an effective change. For example, the user must set PNPCVS to 0 first and then reset it to 1 to reset these PnP registers if the present value of PNPCVS is 1 . The corresponding power-on setting pin is NDTRA (pin 52). |

CR25 (Default 0x00)

| Bit | Description |
| :---: | :--- |
| $7-6$ | Reserved |
| 5 | URBTRI. UART2 output pin tri-stated. |
| 4 | URATRI. UART1 output pin tri-stated. |
| 3 | PRTTRI. Parallel port output pin tri-stated. |
| $2-1$ | Reserved |
| 0 | FDCTRI. FDC output pin tri-stated. |

## nuvoton

## CR26 (Default 0b0s000000)

| Bit | Description |
| :---: | :---: |
| 7 | SEL4FDD <br> 0 : Select two FDD mode. <br> 1: Select four FDD mode. |
| 6 | HEFRAS <br> These two bits define how to enable Configuration mode. The corresponding power-on setting pin is NRTSA (pin 51). HEFRAS Address and Value <br> 0 : Write 87 h to the location 2 E twice. <br> 1: Write 87h to the location 4Etwice. |
| 5 | LOCKREG <br> 0 : Enable R/W Configuration Registers <br> 1 : Disable R/W Configuration Registers. |
| 4 | Reserve |
| 3 | DSFDLGRQ <br> 0 : Enable FDC legacy mode on IRQ and DRQ selection, then DO register bit 3 is effective on selecting $\operatorname{IRQ}$ <br> 1: Disable FDC legacy mode on $\operatorname{IRQ}$ and $D R Q$ selection, then $D O$ register bit 3 is not effective on selecting $\operatorname{IRQ}$ |
| 2 | DSPRLGRQ <br> 0 : Enable PRT legacy mode on IRQ and DRQ selection, then DCR bit 4 is effective on selecting IRQ <br> 1: Disable PRT legacy mode on IRQ and DRQ selection, then DCR bit 4 is not effective on selecting $\operatorname{IRQ}$ |
| 1 | DSUALGRQ <br> 0 : Enable UART A legacy mode IRQ selecting, then MCR bit 3 is effective on selectingIRQ <br> 1 : Disable UART A legacy mode IRQ selecting, then MCR bit 3 is not effective on selecting $\operatorname{IRQ}$ |
| 0 | DSUBLGRQ <br> 0 : Enable UART B legacy mode IRQ selecting, then MCR bit 3 is effective on selecting IRQ <br> 1: Disable UART B legacy mode IRQ selecting, then MCR bit 3 is not effective on selecting IRQ |

CR28 (Default 0x00)

| Bit | Description |
| :---: | :--- |
| $7-3$ | Reserved. |
| $2-0$ | PRTMODS2 - PRTMODS0 |
|  | $0 x x:$ Parallel Port Mode |
|  | $100:$ Reserved |
|  | $101:$ External FDC Mode |
|  | $110:$ Reserved |
|  | $111:$ External two FDC Mode |

CR29 (GPIO3 multiplexed pin selection register. VBAT powered. Default 0x00)

| Bit | Description |
| :---: | :--- |
| 7 | PIN64S <br> $0:$ SUSLED (SUSLED control bits are in CRF3 of Logical Device 9) <br> $1:$ GP35 |
| 6 | PIN69S <br> $0:$ CIRRX\# <br> $1:$ GP34 |
| 5 | PIN70S <br> $0:$ RSMRST\# <br> $1:$ GP33 |
| 4 | PIN71S <br> $0:$ PWROK <br> $1:$ GP32 |
| 3 | PIN72S <br> $0:$ PWRCTL\# <br> $1:$ GP31 |
| 2 | PIN 73S <br> $0:$ SLP_SX\# <br> $1:$ GP30 |
| 1 | Reserved |
| 0 | Reserved |

## nuvoton

CR2A (GPIO multiplexed pin selection register 1. VCC powered. Default 0X7C)

| Bit | Description |
| :---: | :---: |
| 7 | Port Select ( select Game Port or General Purpose I/O Port 1 ) <br> 0 : Game Port <br> 1: General Purpose I/O Port 1 ( pin121~128 select function GP10~GP17 or KBC Port 1) |
| 6 | $\begin{aligned} & \text { PIN128S } \\ & 0: 8042 \text { P12 } \\ & 1: \text { GP10 } \end{aligned}$ |
| 5 | PIN127S <br> 0 : 8042 P13 <br> 1: GP11 |
| 4 | $\begin{aligned} & \text { PIN126S } \\ & 0: 8042 \text { P14 } \\ & 1: \text { GP12 } \end{aligned}$ |
| 3 | $\begin{aligned} & \text { PIN125S } \\ & 0: 8042 \text { P15 } \\ & 1: \text { GP13 } \end{aligned}$ |
| 2 | $\begin{aligned} & \hline \text { PIN124S } \\ & 0: 8042 \text { P16 } \\ & 1: \text { GP14 } \end{aligned}$ |
| 1 | PIN120S <br> 0 : MSO (MIDI Serial Output) <br> 1: IRQINO ( select IRQ resource through CRF4 Bit 7-4 of Logical Device 8) |
| 1 | $\begin{aligned} & \text { PIN119S } \\ & 0: \text { MS1 (MIDI Serial Input) } \\ & 1: \text { GP20 } \end{aligned}$ |

CR2B (GPIO multiplexed pin selection register 2. VCC powered. Default 0XC0)

| Bit | Description |
| :---: | :---: |
| 7 | $\begin{aligned} & \text { PIN92S } \\ & 0: ~ S C L \\ & 1: ~ G P 21 \end{aligned}$ |
| 6 | $\begin{aligned} & \hline \text { PIN91S } \\ & 0: ~ S D A \\ & 1: ~ \\ & \hline \end{aligned}$ |
| 5 | PIN90S <br> 0 : PLED (PLED0 control bits are in CRF5 of Logical Device 8 ) <br> 1: GP23 |


| Bit | Description |
| :---: | :---: |
| 4 | PIN89S <br> 0 : WDTO (Watch Dog Timer is controlled by CRF5, CRF6, CRF7 of Logical Device 8) <br> 1: GP24 |
| 3 | PIN88S <br> 0: IRRX <br> 1: GP25 |
| 2 | $\begin{aligned} & \text { PIN87S } \\ & 0: \text { IRTX } \\ & 1: \text { GP26 } \end{aligned}$ |
| 1-0 | PIN 2 S <br> 00 : DRVDEN1 <br> 01: SMI\# <br> 10: IRQIN1 (select IRQ resource through CRF4 Bit 7-4 of Logical Device8) <br> 11: GP27 |

## CR2C (Default 0x00)

Reserved

## CR2E (Default 0x00)

Test Modes : Reserved for Winbond.

## CR2F (Default 0x00)

Test Modes : Reserved for Winbond.

### 11.3 Logical Device 0 (FDC)

CR30 (Default 0x01 if PNPCVS = 0 during POR, default 0x00 otherwise)

| Bit | Description |  |
| :---: | :--- | :--- |
| $7-1$ | Reserved. |  |
| 0 | Logic device activation control |  |
|  | $1:$ Active |  |
|  | $0:$ Inactived |  |

CR60, CR 61 (Default 0x03, 0xf0 if PNPCVS = 0 during POR, default 0x00, 0x00 otherwise )
These two registers select FDC I/O base address [0x100:0xFF8] on 8 bytes boundary.

## nuvoton

CR70 (Default 0x06 if PNPCVS = 0 during POR, default $0 \times 00$ otherwise )

| Bit |  |
| :---: | :--- |
| $7-4$ | Reserved. |
| $3-0$ | These bits select IRQ resource for FDC. |

CR74 (Default 0x02 if PNPCVS = 0 during POR, default 0x04 otherwise )

| Bit | Description |
| :---: | :--- |
| $7-3$ | Reserved. |
| $2-0$ | These bits select DRQ resource for FDC. |
|  | $000:$ DMA0 |
|  | $001:$ DMA1 |
|  | $010:$ DMA2 |
|  | $011:$ DMA3 |
|  | $100 \sim 111:$ No DMA active |

CRFO (Default 0x0E)
FDD Mode Register

| Bit | Description |
| :---: | :---: |
| 7 | FIPURDWN <br> This bit controls the internal pull-up resistors of the FDC input pins RDATA, INDEX, TRAKO, DSKCHG, and WP. <br> 0 : The internal pull-up resistors of FDC are turned on. (Default) <br> 1: The internal pull-up resistors of FDC are turned off. |
| 6 | INTVERTZ <br> This bit determines the polarity of all FDD interface signals. <br> 0 : FDD interface signals are active low. <br> 1: FDD interface signals are active high. |
| 5 | DRV2EN (PS2 mode only) <br> When this bit is a logic 0 , indicates a second drive is installed and is reflected in status register A. |
| 4 | Swap Drive 0, 1 Mode <br> 0 : No Swap (Default) <br> 1: Drive and Motor sel 0 and 1 are swapped. |
| 3-2 | Interface Mode <br> 11: AT Mode (Default) <br> 10 : Reserved <br> 01 : PS/2 <br> 00 : Model 30 |
| 1 | FDC DMA Mode <br> 0 : Burst Mode is enabled <br> 1: Non-Burst Mode (Default) |


| 0 | Floppy Mode |
| :--- | :--- |
|  | $0:$ Normal Floppy Mode (Default) |
| $1:$ Enhanced 3-mode FDD |  |

CRF1 (Default 0x00)

| Bit | Description |
| :---: | :---: |
| 7-6 | $\begin{aligned} & \text { Boot Floppy } \\ & 00: ~ F D D ~ A ~ \\ & 01: ~ F D D ~ B ~ \\ & 10: ~ F D D ~ C ~ \\ & 11: ~ F D D ~ D \end{aligned}$ |
| 5-4 | Media ID1, Media ID0. These bits will be reflected on FDC's Tape Drive Register bit 7, 6. |
| 3-2 | Density Select <br> 00: Normal (Default) <br> 01 : Normal <br> 10: 1 (Forced to logic 1 ) <br> 11: 0 (Forced to logic 0) |
| 1 | DISFDDWR <br> 0 : Enable FDD write. <br> 1 : Disable FDD write (forces pins WE, WD stay high ). |
| 0 | SWWP <br> 0 : Normal, use WP to determine whether the FDD is write protected or not. <br> 1 : FDD is always write-protected. |

CRF2 (Default 0xFF)

| Bit |  |
| :---: | :--- |
| $7-6$ | FDD D Drive Type |
| $5-4$ | FDD C Drive Type |
| $3-2$ | FDD B Drive Type |
| $1-0$ | FDD A Drive Type |

CRF4 (Default 0x00)
FDDO Selection :

| Bit |  | Description |
| :---: | :--- | :--- |
| 7 | Reserved. |  |
| 6 | Precomp. Disable. |  |
|  | $1:$ Disable FDC Precompensation. |  |
|  | $0:$ Enable FDC Precompensation. |  |

## nuvoton

| Bit | Description |
| :---: | :--- |
| 5 | Reserved. |
| $4-3$ | DRTS1, DRTS0 : Data Rate Table select (Refer to TABLE A) . |
|  | $00:$ Select Regular drives and 2.88 format <br> $01: 3-m o d e ~ d r i v e ~$ <br> $10: 2$ Meg Tape <br> $11:$ Reserved |
| 2 | Reserved. |
| $1-0$ | DTYPE0, DTYPE1 : Drive Type select (Refer to TABLE B). |

## CRF5 (Default 0x00)

FDD1 Selection : Same as FDD0 of CRF4.

TABLE A

| Drive Rate Table Select |  | Data Rate |  | Selected Data Rate |  | SELDEN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRTS1 | DRTS0 | DRATE1 | DRATEO | MFM | FM |  |
| 0 | 0 | 1 | 1 | 1Meg | --- | 1 |
|  |  | 0 | 0 | 500K | 250K | 1 |
|  |  | 0 | 1 | 300K | 150K | 0 |
|  |  | 1 | 0 | 250K | 125K | 0 |
| 0 | 1 | 1 | 1 | 1Meg | --- | 1 |
|  |  | 0 | 0 | 500 K | 250K | 1 |
|  |  | 0 | 1 | 500K | 250K | 0 |
|  |  | 1 | 0 | 250K | 125K | 0 |
| 1 | 0 | 1 | 1 | 1Meg | --- | 1 |
|  |  | 0 | 0 | 500K | 250K | 1 |
|  |  | 0 | 1 | 2Meg | --- | 0 |
|  |  | 1 | 0 | 250K | 125K | 0 |

TABLE B

| DTYPE0 | DTYPE1 | DRVDEN0 (pin 1) | DRVDEN1 (pin 2) | DRIVE TYPE |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | SELDEN | DRATE0 | $4 / 2 / 1 \mathrm{MB} \mathrm{3.5"c}$ <br> $2 / 1 \mathrm{MB} 5.25 "$ <br> $2 / 1.6 / 1 \mathrm{MB} 3.5 " \quad(3-M O D E)$ |
| 0 |  |  |  |  |
| 1 | 0 | DRATE1 | DRATE0 |  |
| 1 | 1 | SELDEN | DRATE0 |  |

### 11.4 Logical Device 1 (Parallel Port)

CR30 (Default 0x01 if PNPCVS = 0 during POR, default $0 \times 00$ otherwise )

| Bit | Description |  |
| :---: | :--- | :--- |
| $7-1$ | Reserved. |  |
| 0 | Logic device activation control |  |
|  | $1:$ Active |  |
|  | $0:$ Inactived |  |

CR60, CR 61 (Default 0x03, 0x78 if PNPCVS = 0 during POR, default 0x00, $0 \times 00$ otherwise)
These two registers select Parallel Port I/O base address.
[ $0 \times 100$ : 0xFFC] on 4 byte boundary (EPP not supported) or [0x100: 0xFF8] on 8 byte bounda (all modes supported, EPP is only available when the base address is on 8 byte boundary).

CR70 (Default 0x07 if PNPCVS $=\mathbf{0}$ during POR, default $0 \times 00$ otherwise)

| Bit | Description |
| :---: | :--- |
| $7-4$ | Reserved. |
| $3-0$ | These bits select IRQ resource for Parallel Port. |

CR74 (Default 0x04)

| Bit | Description |
| :---: | :--- |
| $7-3$ | Reserved. |
| $2-0$ | These bits select DRQ resource for Parallel Port. |
|  | $000:$ DMA0 |
|  | $001:$ DMA1 |
|  | $010:$ DMA2 |
|  | $011:$ DMA3 |
|  | $100 \sim 111:$ No DMA active |

CRFO (Default 0x3F)

| Bit |  | Description |
| :---: | :--- | :--- |
| 7 | Reserved. |  |
| $6-3$ | ECP FIFO Threshold. |  |

## nuvoton

| Bit |  |
| :---: | :--- |
| $2-0$ | Parallel Port Mode (CR28 PRTMODS2 $=0$ ) |
|  | $100:$ Printer Mode (Default) |
|  | $000:$ Standard and Bi-direction (SPP) mode |
|  | $001:$ EPP -1.9 and SPP mode |
| $101:$ EPP -1.7 and SPP mode |  |
|  | $010:$ ECP mode |
|  | $011:$ ECP and EPP -1.9 mode |
|  | $111:$ ECP and EPP -1.7 mode |

### 11.5 Logical Device 2 (UART A)

CR30 (Default 0x01 if PNPCVS = 0 during POR, default $0 \times 00$ otherwise )

| Bit |  |
| :---: | :--- |
| $7-1$ | Reserved. |
| 0 | Logic device activation control |
|  | $1:$ Active |
|  | $0:$ Inactived |

CR60, CR 61 (Default 0x03, 0xF8 if PNPCVS = 0 during POR, default 0x00, 0x00 otherwise ) These two registers select Serial Port 1 I/O base address [0x100:0xFF8] on 8 byte boundary.

CR70 (Default 0x04 if PNPCVS = 0 during POR, default $0 \times 00$ otherwise )

| Bit |  |
| :---: | :--- |
| $7-4$ | Reserved. |
| $3-0$ | These bits select IRQ resource for Serial Port 1. |

CRFO (Default 0x00)

| Bit | Description |
| :---: | :--- |
| $7-2$ | Reserved. |
| $1-0$ | SUACLKB1, SUACLKB0 |
|  | $00:$ UART A clock source is $1.8462 \mathrm{Mhz}(24 \mathrm{MHz} / 13)$ |
|  | $01:$ UART A clock source is $2 \mathrm{Mhz}(24 \mathrm{MHz} / 12)$ |
|  | $10:$ UART A clock source is $24 \mathrm{Mhz}(24 \mathrm{MHz} / 1)$ |
|  | $11:$ UART A clock source is $14.769 \mathrm{Mhz}(24 \mathrm{mhz} / 1.625)$ |

### 11.6 Logical Device 3 (UART B)

CR30 (Default 0x01 if PNPCVS = 0 during POR, default $0 \times 00$ otherwise )

| Bit |  | Description |
| :---: | :--- | :--- |
| $7-1$ | Reserved. |  |
| 0 | Logic device activation control |  |
|  | $1:$ Active |  |
|  | $0:$ Inactived |  |

CR60, CR 61 (Default 0x02, 0xF8 if PNPCVS = 0 during POR, default 0x00, 0x00 otherwise) These two registers select Serial Port 2 I/O base address [0x100:0xFF8] on 8 byte boundary.

CR70 (Default 0x03 if PNPCVS $=\mathbf{0}$ during POR, default $0 \times 00$ otherwise)

| Bit | Description |
| :---: | :--- |
| $7-4$ | Reserved. |
| $3-0$ | These bits select IRQ resource for Serial Port 2. |

CRFO (Default 0x00)

| Bit | Description |
| :---: | :---: |
| 7-4 | Reserved. |
| 3 | RXW4C <br> 0 : No reception delay when IR is changed from TX mode to $R X$ mode. <br> 1: Reception delays 4 characters time ( 40 bit-time) when SIR is changed from TX mode to RX mode. |
| 2 | TXW4C <br> 0 : No transmission delay when SIR is changed from $R X$ mode to TX mode. <br> 1: Transmission delays 4 characters time ( 40 bit-time) when SIR is changed from RX mode to TX mode. |
| 1-0 | SUBCLKB1, SUBCLKB0 <br> 00 : UART B clock source is 1.8462 Mhz ( $24 \mathrm{MHz} / 13$ ) <br> 01 : UART B clock source is $2 \mathrm{Mhz}(24 \mathrm{MHz} / 12)$ <br> 10 : UART B clock source is 24 Mhz ( $24 \mathrm{MHz} / 1$ ) <br> 11: UART B clock source is 14.769 Mhz ( $24 \mathrm{mhz} / 1.625$ ) |

## nuvoton

CRF1 (Default 0x00)

| Bit | Description |
| :---: | :--- |
| 7 | Reserved. |
| 6 | IRLOCSEL. IR I/O pins' location select. <br> $0:$ Through SINB/SOUTB. <br> $1:$ Through IRRX/IRTX. |
| 5 | IRMODE2. IR function mode selection bit 2. |
| 4 | IRMODE1. IR function mode selection bit 1. |
| 3 | IRMODE0. IR function mode selection bit 0. |


| IR MODE | IR FUNCTION | IRTX | IRRX |
| :--- | :--- | :--- | :--- |
| 00 X | Disable | tri-state | high |
| $010^{*}$ | IrDA | Active pulse $1.6 \mu$ S | Demodulation into <br> SINB/IRRX |
| $011^{*}$ | IrDA | Active pulse 3/16 bit time | Demodulation into <br> SINB/IRRX |
| 100 | ASK-IR | Inverting IRTX/SOUTB pin | routed to <br> SINB/IRRX |
| 101 | ASK-IR | Inverting IRTX/SOUTB \& 500 KHZ clock | routed to <br> SINB/IRRX |
| 110 | ASK-IR | Inverting IRTX/SOUTB | Demodulation into <br> SINB/IRRX |
| $111^{*}$ | ASK-IR | Inverting IRTX/SOUTB \& 500 KHZ clock | Demodulation into <br> SINB/IRRX |

Note : The notation is normal mode in the IR function.

| Bit | Description |
| :---: | :---: |
| 2 | HDUPLX. IR halfffull duplex function select. <br> 0 : The $\mathbb{R}$ function is Full Duplex. <br> 1 : The IR function is Half Duplex. |
| 1 | TX2INV <br> 0 : the SOUTB pin of UART B function or IRTX pin of IR function in normal condition. <br> 1: inverse the SOUTB pin of UART B function or IRTX pin of IR function. |
| 0 | RX2INV. <br> 0 : the SINB pin of UART B function or IRRX pin of IR function in normal condition. <br> 1: Inverse the SINB pin of UART B function or IRRX pin of IR function |

### 11.7 Logical Device 5 (KBC)

CR30 (Default 0x01 if PNPCVS $=\mathbf{0}$ during POR, default $0 \times 00$ otherwise)

| Bit |  | Description |
| :---: | :--- | :--- |
| $7-1$ | Reserved. |  |
| 0 | Logic device activation control. |  |
|  | $1:$ Active |  |
|  | $0:$ Inactived |  |

CR60, CR 61 (Default 0x00, 0x60 if PNPCVS = 0 during POR, default $0 \times 00$ otherwise)
These two registers select the first KBC I/O base address [0x100:0xFFF] on 1 byte boundary.

CR62, CR 63 (Default 0x00, 0x64 if PNPCVS $=0$ during POR, default $0 \times 00$ otherwise)
These two registers select the second KBC I/O base address [0x100:0xFFF] on 1 byte boundary.

CR70 (Default 0x01 if PNPCVS $=\mathbf{0}$ during POR, default $0 \times 00$ otherwise)

| Bit | Description |
| :---: | :--- |
| $7-4$ | Reserved. |
| $3-0$ | These bits select IRQ resource for KINT (keyboard). |

CR72 (Default 0x0C if PNPCVS $\mathbf{=} \mathbf{0}$ during POR, default $0 \times 00$ otherwise)

| Bit | Description |
| :---: | :--- |
| $7-4$ | Reserved. |
| $3-0$ | These bits select IRQ resource for MINT (PS2 Mouse) |

CRFO (Default 0x80)

| Bit | $\quad$ Description |
| :---: | :--- |
| $7-6$ | KBC clock rate selection |
| $00:$ Select 6 MHz as KBC clock input. |  |
| $01:$ Select 8 MHz as KBC clock input. |  |
| $10:$ Select 12 Mhz as KBC clock input. |  |
| $11:$ Select 16 Mhz as KBC clock input. |  |

## nuvoton

### 11.8 Logical Device 6 (CIR)

CR30 (Default 0x00)

| Bit | Description |
| :---: | :--- | :--- |
| $7-1$ | Reserved. |
| 0 | Logic device activation control |
|  | $1:$ Active |
|  | $0:$ Inactived |

CR60, CR 61 (Default 0x00, 0x00)
These two registers select CIR I/O base address [0x100:0xFF8] on 8 byte boundary.

CR70 (Default 0x00)

| Bit | Description |
| :---: | :--- |
| $7-4$ | Reserved. |
| $3-0$ | These bits select IRQ resource for CIR. |

### 11.9 Logical Device 7 (Game Port, MIDI Port and GPIO Port 1)

CR30 (Default 0x00)

| Bit | Description |
| :---: | :---: |
| 7-3 | Reserved |
| 2 | MIDI Port activation control <br> 1 : Enable (MIDI Port will be active individually even though CR30[0] is set " 0 " ) <br> 0 : Disbale |
| 1 | Game Port activation control <br> 1 : Enable (Game Port will be active individually even though CR30[0] is set " 0 ") <br> 0 : Disable |
| 0 | Logic device activation control <br> 1 : Active <br> 0 : Inactived |

CR60, CR 61 (Default 0x02, 0x01 if PNPCVS = 0 during POR, default $0 \times 00$ otherwise)
These two registers select the Game Port base address [0x100:0xFFF] on 1 byte boundary.

CR62, CR 63 (Default 0x03, 0x30 if PNPCVS $=0$ during POR, default $0 \times 00$ otherwise)
These two registers select the MIDI Port base address [0x100:0xFFF] on 2 byte boundary.

CR70 (Default 0x09 if PNPCVS $\mathbf{=} \mathbf{0}$ during POR, default $0 \times 00$ otherwise)

| Bit | Description |
| :---: | :--- |
| $7-4$ | Reserved. |
| $3-0$ | These bits select IRQ resource for MIDI Port. |

CRF0 (GP10-GP17 I/O selection register. Default 0xFF)
When set to a ' 1 ', respective GPIO port is programmed as an input port.
When set to a ' 0 ', respective GPIO port is programmed as an output port.

## CRF1 ( GP10-GP17 data register. Default 0x00)

If a port is programmed to be an output port, then its respective bit can be read/written. If a port is programmed to be an input port, then its respective bit can only be read.

## CRF2 (GP10-GP17 inversion register. Default 0x00)

When set to a ' 1 ', the incoming/outgoing port value is inverted.
When set to a ' 0 ', the incoming/outgoing port value is the same as in data register.

## CRF3 (Reserved)

This register is reserved.

### 11.10 Logical Device 8 (GPIO Port 2 and Watch Dog Timer) <br> CR30 (Default 0x00)

| Bit |  | Description |
| :---: | :--- | :--- |
| $7-1$ | Reserved. |  |
| 0 | Logic device activation control |  |
|  | $1:$ Active |  |
|  | $0:$ Inactive |  |

CRFO (GP20-GP27 I/O selection register. Default 0xFF)
When set to a ' 1 ', respective GPIO port is programmed as an input port.
When set to a ' 0 ', respective GPIO port is programmed as an output port.
CRF1 (GP20-GP27 data register. Default 0x00)
If a port is programmed to be an output port, then its respective bit can be read/written. If a port is programmed to be an input port, then its respective bit can only be read.

## CRF2 ( GP20-GP27 inversion register. Default 0x00)

When set to a ' 1 ', the incoming/outgoing port value is inverted.
When set to a ' 0 ', the incoming/outgoing port value is the same as in data register.

## nuvoton

CRF3 (Default 0x00)

| Bit | Description |
| :---: | :--- |
| $7-4$ | These bits select IRQ resource for IRQIN1. |
| $3-0$ | These bits select IRQ resource for IRQIN0. |

## CRF4 (Reserved)

This register is reserved..

CRF5 (PLED mode register. Default 0x00)

| Bit | Description |
| :---: | :--- |
| $7-6$ | PLED mode select <br> $00:$ Power LED pin is tri-stated. <br> $01: ~ P o w e r ~ L E D ~ p i n ~ i s ~ d r i v e d ~ l o w . ~$ |
| $10:$ Power LED pin is a 1 Hz toggle pulse with 50 duty cycle |  |
| $11:$ Power LED pin is a $1 / 4 \mathrm{~Hz}$ toggle pulse with 50 duty cycle. |  |$|$| $5-4$ | Reserved |
| :---: | :--- |
| 3 | WDTO count mode select <br> $0:$ Second <br> $1:$ Minute |
| 2 | Enable the rising edge of keyboard Reset (P20) to force Time-out event. <br> $0:$ Disable <br> $1:$ Enable |
| $1-0$ | Reserved |

## CRF6 (Default 0x00)

Watch Dog Timer Time-out value. Writing a non-zero value to this register causes the counter to load the value to Watch Dog Counter and start counting down. If the Bit 7 and Bit 6 are set, any Mouse Interrupt or Keyboard Interrupt event will also cause the reload of previ-ously-loaded non-zero value to Watch Dog Counter and start counting down. Reading this register returns current value in Watch Dog Counter instead of Watch Dog Timer Time-out value.

| Bit | Description |
| :---: | :--- |
| $7-0$ | $0 \times 00$ Time-out Disable |
|  | $0 \times 01$ Time-out occurs after 1 $\mathrm{sec} / \mathrm{min}$ |
|  | $0 \times 02$ Time-out occurs after $2 \mathrm{sec} / \mathrm{min}$ |
|  | $0 \times 03$ Time-out occurs after 3 sec / min |
|  | $\vdots$ |
|  | 0xFF Time-out occurs after $255 \mathrm{sec} / \mathrm{min}$ |

CRF7 (Default 0x00)

| Bit | Description |
| :---: | :--- |
| 7 | Mouse interrupt reset Enable or Disable <br> $1:$ Watch Dog Timer is reset upon a Mouse interrupt <br> $0:$ Watch Dog Timer is not affected by Mouse interrupt |
| 6 | Keyboard interrupt reset Enable or Disable <br> $1:$ Watch Dog Timer is reset upon a Keyboard interrupt <br> $0:$ Watch Dog Timer is not affected by Keyboard interrupt |
| 5 | Force Watch Dog Timer Time-out, Write only <br> $1:$ Force Watch Dog Timer time-out event; this bit is self-clearing. |
| 4 | Watch Dog Timer Status, R/W <br> $1:$ Watch Dog Timer time-out occurred <br> $0:$ Watch Dog Timer counting |
| $3-0$ | These bits select IRQ resource for Watch Dog. Setting of 2 selects SMI. |

### 11.11 Logical Device 9 (GPIO Port 3, VSB powered)

CR30 (Default 0x00)

| Bit | Description |  |
| :---: | :--- | :--- |
| $7-1$ | Reserved |  |
| 0 | Logic device activation control |  |
|  | $1:$ Active |  |
|  | $0:$ Inactived |  |

CRF0 (GP30-GP35 I/O selection register. Default 0xFF Bit 7-6: Reserve)
When set to a ' 1 ', respective GPIO port is programmed as an input port.
When set to a ' 0 ', respective GPIO port is programmed as an output port.

## CRF1 (GP30-GP35 data register. Default 0x00 Bit 7-6 : Reserve)

If a port is programmed to be an output port, then its respective bit can be read/written. If a port is programmed to be an input port, then its respective bit can only be read.

## CRF2 ( GP30-GP35 inversion register. Default 0x00 Bit 7-6 : Reserve)

When set to a ' 1 ', the incoming/outgoing port value is inverted.
When set to a ' 0 ', the incoming/outgoing port value is the same as in data register.

## nuvoton

CRF3 (SUSLED mode register. Default 0x00)

| Bit |  |
| :---: | :--- |
| $7-6$ | Select Suspend LED mode. (VSB powered) <br> $00:$ Suspend LED pin is drived low. <br> $01:$ Suspend LED pin is tri-stated. <br> $10:$ Suspend LED pin is a 1 Hz toggle pulse with 50 duty cycle. <br> $11:$ Suspend LED pin is a $1 / 4 \mathrm{~Hz}$ toggle pulse with 50 duty cycle. <br> $5-0$ |

### 11.12 Logical Device A (ACPI)

CR30 (Default 0x00)

| Bit | Description |
| :---: | :--- |
| $7-1$ | Reserved. |
| 0 | Logic device activation control |
|  | $1:$ Active |
|  | $0:$ Inactive |

CR70 (Default 0x00)

| Bit | Description |
| :---: | :--- |
| $7-4$ | Reserved. |
| $3-0$ | These bits select IRQ resources for $\overline{\text { PME. }}$ |

CREO (Default 0x00)

| Bit | Description |
| :---: | :---: |
| 7 | DIS-PANSW_IN. Disable panel switch input to turn system power supply on. <br> 0 : PANSW_IN is wire-ANDed and connected to PANSW_OUT. <br> 1: PANSW_IN is blocked and can not affect PANSW_OUT. |
| 6 | ENKBWAKEUP. Enable Keyboard to wake-up system via PANSW_OUT. <br> 0 : Disable Keyboard wake-up function. <br> 1: Enable Keyboard wake-up function. |
| 5 | ENMSWAKEUP. Enable Mouse to wake-up system via PANSW_OUT. <br> 0 : Disable Mouse wake-up function. <br> 1: Enable Mouse wake-up function. |
| 4 | MSRKEY. Select Mouse Left/Right Botton to wake-up system via PANSW_OUT. <br> 0 : Select click on Mouse Left-botton to wake the system up. <br> 1: Select click on Mouse right-botton to wake the system up. |


| Bit | Description |
| :---: | :--- |
| 3 | ENCIRWAKEUP. Enable CIR to wake-up system via PANSW_OUT. |
|  | $0:$ Disable CIR wake-up function. |
| $1:$ Enable CIR wake-up function. |  |

## CRE1 (Default 0x00) Keyboard Password Wake-Up Index Register

This register is used to indicate which Keyboard Wake-Up Shift register or predetermined key Register is to be read or written via CRE2.

## CRE2 Keyboard Password Wake-Up Data Register

This register holds the value of wake-up key register indicated by CRE1.
W83627HG supports at most 5 -key password wake-up function. CRE1 is an index register to indicate which byte of key code storage ( 0 X00 ~ OXOE) is going to be read or written. According to IBM 101/102 keyboard specification, a complete key code contains a 1-byte make code and a 2 -byte break code. For example.The make code of Key " 0 " is $0 \times 45$, and the corresponding break code is $0 \times F 0,0 \times 45$. The approach to implement Keyboard Password Wake-up function is to fill key codes into the password storage. Assume that we want to set " 012 " as the password. The storage must be filled as below. Please note that index $0 \times 09 \sim 0 x 0 e$ must be filled as $0 \times 00$ since the password has only three words.


## nuvoton

CRE3 Keyboard/Mouse Wake-Up Status Register (Read Only)

| Bit | Description |
| :---: | :--- |
| $7-6$ | Reserved. |
| 5 | When 1 is VSB Power Loss status. |
| 4 | PWRLOSS_STS. This bit is set when power loss occurs. This bit is control by CRE4[7] |
| 3 | CIR_STS. The Panel switch event is caused by CIR wake-up event. This bit is cleared <br> by reading this register. |
| 2 | PANSW_SSTS. The Panel switch event is caused by PANSW_IN. This bit is cleared by <br> reading this register. |
| 1 | MOUSE_STS. The Panel switch event is caused by Mouse wake-up event. This bit is <br> lleared by reading this register. |
| 0 | KB_STS. The Panel switch event is caused by Keyboard wake-up event. This bit is <br> cleared by reading this register. |

CRE4 (Default 0x00)

| Bit | Description |
| :---: | :--- |
| 7 | Power loss control bit 2. <br> $0:$ Indicates that PWRCTL\# (Pin 72) outputs logic low after PSOUT\# issues a low <br> pluse. <br> $1:$Indicates that PWRCTL\# will output logic low after resum from AC power loss if <br> SLP_SX (Pin 73) is logic high. <br> $6-5$Power loss control bit <1:0> <br> $00:$ System always turn off when come back from power loss state. <br> $01:$ System always turn on when come back from power loss state. <br> $10:$ System turn on/off when come back from power loss state depend on the state <br> before power loss. |
| 4 | Suspend clock source select <br> $0:$ Use internal clock source. <br> $1:$ Use external suspend clock source (32.768KHz). |
| 3 | Keyboard wake-up type select for wake-up the system from S1/S2. <br> $0:$ Password or Hot keys programmed in the registers. <br> $1:$ Any key. |
| 2 | Enable all wake-up event set in CRE0 can wake-up the system from S1/S2 state. This <br> bit is cleared when wake-up event occurs. <br> $0:$ Disable. <br> $1:$ Enable. |
| $1-0$ | Reserved. |

## nuvoton

CRE5 (Default 0x00)

| Bit | Description |
| :---: | :--- |
| 7 | Reserved |
| $6-0$ | Compared Code Length. When the compared codes are storaged in the data register, <br> these data length should be written to this register. |

CRE6 (Default 0x00)

| Bit | Description |
| :---: | :--- |
| 7 | Reserved |
| 6 | Chassis Status Clear. ( availibale for A Version only) <br> $1:$ Clear CASEOPEN\# ( Pin 76) event. |
| $0:$: Disable clear function. <br> Set this bit to "1" will make hardware monitor register index 42, bit 4 cleared unceas- <br> ingly. Therefore, next Case-open Event can not be triggered again until this bit Is <br> cleared to "0". This bit is available for W83627HG A Version only, please refer to Hard- <br> ware Monitor Register Index 46, bit 7 for other version. |  |
| $5-0$ | CIR Baud Rate Divisor. The clock base of CIR is 32khz, so that the baud rate is 32khz <br> divided by ( CIR Baud Rate Divisor + 1). |

CRE7 (Default 0x00)

| Bit | Description |
| :---: | :--- |
| 7 | Reaerved. |
| 6 | Reserved. |
| 5 | Reserved. |
| 4 | Reserved. |
| 3 | SELWDTORST. Watch Dog Timer Reset Control. <br> $0:$ Indicates that Watch Dog Timer is reset by LPC_RST. <br> $1:$ Indicates that Watch Dog Timer is reset by PWR_OK. |
| 2 | Reset CIR Power-On function. After using CIR power-on, the software should write logi- <br> cal 1 to restart CIR power-on function. |
| 1 | Invert RX Data. <br> $1:$ Inverting RX Data. <br> $0:$ Not inverting RX Data. |
| 0 | Enable Demodulation. <br> $1:$ Enable received signal to demodulate. <br> $0:$ Disable received signal to demodulate. |

## nuvoton

CRFO (Default 0x00)

| Bit | Description |
| :---: | :---: |
| 7 | CHIPPME. Chip level auto power management enable. <br> 0 : Disable the auto power management functions <br> 1 : Enable the auto power management functions. |
| 6 | CIRPME. Consumer IR port auto power management enable. <br> 0 : Disable the auto power management functions <br> 1 : Enable the auto power management functions. |
| 5 | MIDIPME. MIDI port auto power management enable. <br> 0 : Disable the auto power management functions <br> 1 : Enable the auto power management functions. |
| 4 | Reserved. Return zero when read. |
| 3 | PRTPME. Printer port auto power management enable. <br> 0 : Disable the auto power management functions. <br> 1 : Enable the auto power management functions. |
| 2 | FDCPME. FDC auto power management enable. <br> 0 : Disable the auto power management functions. <br> 1 : Enable the auto power management functions. |
| 1 | URAPME. UART A auto power management enable. <br> 0 : Disable the auto power management functions. <br> 1 : Enable the auto power management functions. |
| 0 | URBPME. UART B auto power management enable. <br> 0 : Disable the auto power management functions. <br> 1 : Enable the auto power management functions. |

CRF1 (Default 0x00)

| Bit | Description |
| :---: | :--- |
| 7 | WAK_STS. This bit is set when the chip is in the sleeping state and an enabled resume <br> event occurs. Upon setting this bit, the sleeping/working state machine will transition the <br> system to the working state. This bit is only set by hardware and is cleared by writing a <br> 1 to this bit position or by the sleeping/working state machine automatically when the <br> global <br> standby timer expires. <br> $0:$ the chip is in the sleeping state. <br> $1:$ the chip is in the working state. |
| 6 | CIR_STS. 0: CIR is in the sleeping state. 1: CIR is in the working state |
| 5 | MIDI_STS. 0: MIDI is in the sleeping state. 1: MIDI is in the working state |
| 4 | Reserved. Return zero when read. |
| 3 | PRT_STS. 0: PRT is in the sleeping state. 1: PRT is in the working state |
| 2 | FDC_STS. 0: FDC is in the sleeping state. 1: FDC is in the working state |
| 1 | URA_STS. 0: URA is in the sleeping state. 1: URA is in the working state |
| 0 | URB_STS. 0: URB is in the sleeping state. 1: URB is in the working state |

CRF3 (Default 0x00)

| Bit | Description |
| :---: | :--- |
| $7-6$ | Reserved. Return zero when read. |
| $5-0$ | Device's IRQ status. <br> These bits indicate the IRQ status of the individual device respectively. The device's <br> IRQ status bit is set by their source device and is cleared by writing a 1. Writing a 0 has <br> no effect. |
| 5 | MOUIRQSTS. MOUSE IRQ status. |
| 4 | KBCIRQSTS. KBC IRQ status. |
| 3 | PRTIRQSTS. printer port IRQ status. |
| 2 | FDCIRQSTS. FDC IRQ status. |
| 1 | URAIRQSTS. UART A IRQ status. |
| 0 | URBIRQSTS. UART B IRQ status. |

CRF4 (Default 0x00)

| Bit | Description |
| :---: | :--- |
| $7-6$ | Reserved. Return zero when read. |
| $5-0$ | These bits indicate the IRQ status of the individual GPIO function or logical device re- <br> spectively. The status bit is set by their source function or device and is cleared by writ- <br> ing a1. Writing a 0 has no effect. |
| 5 | HMIRQSTS. Hardware monitor IRQ status. |
| 4 | WDTIRQSTS. Watch dog timer IRQ status. |
| 3 | CIRIRQSTS. Consumer IR IRQ status. |
| 1 | IRQIN1STS. IRQIN1 status. |
| 0 | IRQINOSTS. IRQIN0 status. |

CRF6 (Default 0x00)

| Bit | Description |
| :---: | :---: |
| 7-6 | Reserved. Return zero when read. |
| 5-0 | Enable bits of the $\overline{\mathrm{SMI}} / \overline{\mathrm{PME}}$ generation due to the device's IRQ. <br> These bits enable the generation of a $\overline{\mathrm{SMI}} / \overline{\mathrm{PME}}$ interrupt due to any IRQ of the devices. $\overline{\text { SMI }} / \overline{\mathrm{PME}}$ logic output $=($ MOUIRQEN and MOUIRQSTS $)$ or $($ KBCIRQEN and KBCIRQSTS) or (PRTIRQEN and PRTIRQSTS) or (FDCIRQEN and FDCIRQSTS) or (URAIRQEN and URAIRQSTS) or (URBIRQEN and URBIRQSTS) or (HMIRQEN and HMIRQSTS) or (WDTIRQEN and WDTIRQSTS) or (IRQIN3EN and IRQIN3STS) or (IRQIN2EN and IRQIN2STS) or (IRQIN1EN and IRQIN1STS) or (IRQINOEN and IRQINOSTS) |
| 5 | MOUIRQEN. <br> 0 : Disable the generation of an $\overline{\mathrm{SMI}} / \overline{\mathrm{PME}}$ interrupt due to MOUSE's IRQ. <br> 1: Enable the generation of an $\overline{\mathrm{SMI}} / \overline{\mathrm{PME}}$ interrupt due to MOUSE's IRQ. |

## nuvoton

| Bit | Description |
| :---: | :---: |
| 4 | KBCIRQEN. <br> 0 : Disable the generation of an $\overline{\mathrm{SMI}} / \overline{\mathrm{PME}}$ interrupt due to KBC 's IRQ. <br> 1: Enable the generation of an $\overline{\mathrm{SMI}} / \overline{\mathrm{PME}}$ interrupt due to KBC's IRQ. |
| 3 | PRTIRQEN. <br> 0 : Disable the generation of an $\overline{\mathrm{SMI}} / \overline{\mathrm{PME}}$ interrupt due to printer port's IRQ. <br> 1: Enable the generation of an $\overline{\mathrm{SMI}} / \overline{\mathrm{PME}}$ interrupt due to printer port's IRQ. |
| 2 | FDCIRQEN. <br> 0 : Disable the generation of an $\overline{\mathrm{SMI}} / \overline{\mathrm{PME}}$ interrupt due to FDC's IRQ. <br> 1: Enable the generation of an $\overline{\mathrm{SMI}} / \overline{\mathrm{PME}}$ interrupt due to FDC's IRQ. |
| 1 | URAIRQEN. <br> 0 : Disable the generation of an $\overline{\mathrm{SMI}} / \overline{\mathrm{PME}}$ interrupt due to UART A's IRQ. <br> 1: Enable the generation of an $\overline{\mathrm{SMI}} / \overline{\mathrm{PME}}$ interrupt due to UART A's IRQ. |
| 0 | URBIRQEN. <br> 0 : Disable the generation of an $\overline{\mathrm{SMI}} / \overline{\mathrm{PME}}$ interrupt due to UART B's IRQ. <br> 1: Enable the generation of an $\overline{\mathrm{SMI}} / \overline{\mathrm{PME}}$ interrupt due to UART B's IRQ. |

## CRF7 (Default 0x00)

| Bit | Description |
| :---: | :---: |
| 7-6 | Reserved. Return zero when read |
| 5-0 | Enable bits of the SMI/PME generation due to the GPIO IRQ function or device's IRQ. |
| 5 | HMIRQEN. <br>  <br> 1: Enable the generation of an $\overline{\mathrm{SMI}} / \overline{\mathrm{PME}}$ interrupt due to hardware monitor's IRQ. |
| 4 | WDTIRQEN. <br> 0 : Disable the generation of an $\overline{\mathrm{SMI}} / \overline{\mathrm{PME}}$ interrupt due to watch dog timer's IRQ. <br> 1: Enable the generation of an $\overline{\mathrm{SMI}} / \overline{\mathrm{PME}}$ interrupt due to watch dog timer's $\operatorname{IRQ}$. |
| 3 | CIRIRQEN. <br> 0 : Disable the generation of an $\overline{\mathrm{SMI}} / \overline{\mathrm{PME}}$ interrupt due to CIR's IRQ. <br> 1 : Enable the generation of an $\overline{\mathrm{SMI}} / \overline{\mathrm{PME}}$ interrupt due to CIR's IRQ |
| 2 | MIDIIRQEN. <br> 0 : Disable the generation of an $\overline{\text { SMI }} / \overline{\mathrm{PME}}$ interrupt due to MIDI's IRQ. <br> 1: Enable the generation of an $\overline{\mathrm{SMI}} / \overline{\mathrm{PME}}$ interrupt due to MIDI's IRQ. |
| 1 | IRQIN1EN. <br> 0 : Disable the generation of an $\overline{\text { SMI }} / \overline{\mathrm{PME}}$ interrupt due to IRQIN1's IRQ. <br> 1: Enable the generation of an $\overline{\mathrm{SMI}} / \overline{\mathrm{PME}}$ interrupt due to IRQIN1's IRQ. |


| 0 | IRQINOEN. |
| :---: | :--- |
|  | $0:$ Disable the generation of an $\overline{\mathrm{SMI}} / \overline{\mathrm{PME}}$ interrupt due to IRQINO's IRQ. |
| $1:$ Enable the generation of an $\overline{\mathrm{SMI}} / \overline{\mathrm{PME}}$ interrupt due to IRQINO's IRQ. |  |

CRF9 (Default 0x00)

| Bit | Description |
| :---: | :---: |
| 7-3 | Reserved. Return zero when read. |
| 2 | PME_EN : Select the power management events to be either an $\overline{\text { PME }}$ or $\overline{\mathrm{SMI}}$ interrupt for the IRQ events. Note that : this bit is valid only when SMIPME_OE $=1$. <br> 0 : The power management events will generate an $\overline{\mathrm{SMI}}$ event <br> 1: The power management events will generate an $\overline{\mathrm{PME}}$ event. |
| 1 | Reserved. |
| 0 | SMIPME_OE : This is the $\overline{\mathrm{SMI}}$ and $\overline{\mathrm{PME}}$ output enable bit. <br> 0 : Neither $\overline{\mathrm{SMI}}$ nor $\overline{\mathrm{PME}}$ will be generated. Only the IRQ status bit is set. <br> 1: An $\overline{\text { SMI }}$ or $\overline{\mathrm{PME}}$ event will be generated. |

## CRFE, FF (Default 0x00)

Reserved for Winbond test.

### 11.13 Logical Device B (Hardware Monitor)

CR30 (Default 0x00)

| Bit | Description |  |
| :---: | :--- | :--- |
| $7-1$ | Reserved. |  |
| 0 | Logic device activation control |  |
|  | $1:$ Active |  |
|  | $0:$ Inactived |  |

CR60, CR 61 (Default 0x00, 0x00)
These two registers select Hardware Monitor base address [0x100: 0xFFF] on 8-byte boundary.
CR70 (Default 0x00)

| Bit | Description |
| :---: | :--- |
| $7-4$ | Reserved. |
| $3-0$ | These bits select IRQ resource for Hardware Monitor. |

## nuvoton

CRF0 (Default 0x00)

| Bit | Description |
| :---: | :--- |
| $7-1$ | Reserved. |
| 0 | Disable initial abnormal beep (VcoreA and $+3.3 \mathrm{~V})$ <br> $0:$ Enable power-on abnormal beep <br> $1:$ |

## 12. SPECIFICATIONS

12.1 Absolute Maximum Ratings

| PARAMETER | RATING | UNIT |
| :--- | :---: | :---: |
| Power Supply Voltage (5V) | $5 \mathrm{~V} \pm 5 \%$, | V |
| Input Voltage | -0.5 to VDD +0.5 | V |
| RTC Battery Voltage VBAT | 2.2 to 4.0 | V |
| Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

Note : Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

### 12.2 DC CHARACTERISTICS

( $\mathrm{Ta}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{Vss}=0 \mathrm{~V}$ )

| PARAMETER | SYM. | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RTC Battery Quiescent Current | Ibat |  |  | 2.0 | uA | VBAT $=2.5 \mathrm{~V}$ CASEOPEN\# Pull-up to Vbat |
| ACPI Stand-by Power Supply Quiescent Current | IsB |  |  | 2.0 | mA | $\begin{aligned} & \hline \text { VBAT }=2.5 \mathrm{~V} \\ & \text { Vsb }=5.0 \mathrm{~V} \\ & \text { CASEOPEN\# Pull-up to VBAT } \\ & \hline \end{aligned}$ |
| VCC Quiescent Current | IVCC |  |  | 20 | mA | $\begin{aligned} & \text { VBAT }=2.5 \mathrm{~V} \\ & V_{S B}=5.0 \mathrm{~V} \end{aligned}$ <br> CASEOPEN\# Pull-up to Vbat $\mathrm{Vcc}(\mathrm{AVCC})=5 \mathrm{~V}$ <br> LRESET = High <br> CLKIN $=48 \mathrm{MHz}$ |
| I/ $\mathrm{O}_{8 \mathrm{t}}$ - TTL level bi-directional pin with 8mA source-sink capability |  |  |  |  |  |  |
| Input Low Voltage | VIL |  |  | 0.8 | V |  |
| Input High Voltage | VIH | 2.0 |  |  | V |  |
| Output Low Voltage | Vol |  |  | 0.4 | V | $\mathrm{IOL}=8 \mathrm{~mA}$ |
| Output High Voltage | Voh | 2.4 |  |  | V | $\mathrm{IOH}=-8 \mathrm{~mA}$ |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=5 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | VIN $=0 \mathrm{~V}$ |

## nuvoton

| PARAMETER | SYM. | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I/ $\mathrm{O}_{12 \mathrm{t}}$ - TTL level bi-directional pin with 12mA source-sink capability |  |  |  |  |  |  |
| Input Low Voltage | VIL |  |  | 0.8 | V |  |
| Input High Voltage | VIH | 2.0 |  |  | V |  |
| Output Low Voltage | VOL |  |  | 0.4 | V | $\mathrm{IOL}=12 \mathrm{~mA}$ |
| Output High Voltage | VoH | 2.4 |  |  | V | $\mathrm{IOH}=-12 \mathrm{~mA}$ |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=5 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=0 \mathrm{~V}$ |
| PARAMETER | SYM. | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| I/ $\mathrm{O}_{\mathbf{2 4 t}}$ - TTL level bi-directional pin with 24mA source-sink capability |  |  |  |  |  |  |
| Input Low Voltage | VIL |  |  | 0.8 | V |  |
| Input High Voltage | VIH | 2.0 |  |  | V |  |
| Output Low Voltage | VOL |  |  | 0.4 | V | $\mathrm{IOL}=24 \mathrm{~mA}$ |
| Output High Voltage | VoH | 2.4 |  |  | V | $\mathrm{IOH}=-24 \mathrm{~mA}$ |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=5 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=0 \mathrm{~V}$ |
| I/O $\mathrm{O}_{12 \mathrm{tp3}} \mathbf{- 3 . 3 V}$ TTL level bi-directional pin with 12 mA source-sink capability |  |  |  |  |  |  |
| Input Low Voltage | VIL |  |  | 0.8 | V |  |
| Input High Voltage | VIH | 2.0 |  |  | V |  |
| Output Low Voltage | VOL |  |  | 0.4 | V | $\mathrm{IOL}=12 \mathrm{~mA}$ |
| Output High Voltage | VOH | 2.4 |  |  | V | $\mathrm{IOH}=-12 \mathrm{~mA}$ |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=3.3 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | VIN $=0 \mathrm{~V}$ |
| I/O $\mathrm{I}_{12 \mathrm{~s}}$ - TTL level Schmitt-trigger bi-directional pin with 12 mA source-sink capability |  |  |  |  |  |  |
| Input Low Threshold Voltage | Vt- | 0.5 | 0.8 | 1.1 | V |  |
| Input High Threshold Voltage | Vt+ | 1.6 | 2.0 | 2.4 | V |  |
| Hystersis | VTH | 0.5 | 1.2 |  | V | VDD $=5 \mathrm{~V}$ |
| Output Low Voltage | VOL |  |  | 0.4 | V | $\mathrm{IOL}=12 \mathrm{~mA}$ |
| Output High Voltage | VOH | 2.4 |  |  | V | $\mathrm{IOH}=-12 \mathrm{~mA}$ |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=5 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | VIN = OV |
| I/ $\mathrm{O}_{24 \mathrm{ts}}$ - TTL level Schmitt-trigger bi-directional pin with 24 mA source-sink capability |  |  |  |  |  |  |


| PARAMETER | SYM. | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Low Threshold Voltage | Vt- | 0.5 | 0.8 | 1.1 | V |  |
| Input High Threshold Voltage | Vt+ | 1.6 | 2.0 | 2.4 | V |  |
| Hystersis | VTH | 0.5 | 1.2 |  | V | VDD $=5 \mathrm{~V}$ |
| Output Low Voltage | Vol |  |  | 0.4 | V | $\mathrm{IOL}=24 \mathrm{~mA}$ |
| Output High Voltage | Voh | 2.4 |  |  | V | $\mathrm{IOH}=-24 \mathrm{~mA}$ |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=5 \mathrm{~V}$ |
| PARAMETER | SYM. | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=0 \mathrm{~V}$ |
| I/ $\mathrm{O}_{24 \text { tsp3 }}$ - 3.3V TTL level Schmitt-trigger bi-directional pin with 24mA source-sink capability |  |  |  |  |  |  |
| Input Low Threshold Voltage | Vt- | 0.5 | 0.8 | 1.1 | V |  |
| Input High Threshold Voltage | $\mathrm{V}_{\mathrm{t}}+$ | 1.6 | 2.0 | 2.4 | V |  |
| Hystersis | VTH | 0.5 | 1.2 |  | V | $\mathrm{V} D \mathrm{D}=3.3 \mathrm{~V}$ |
| Output Low Voltage | Vol |  |  | 0.4 | V | $\mathrm{IOL}=24 \mathrm{~mA}$ |
| Output High Voltage | Voh | 2.4 |  |  | V | $\mathrm{IOH}=-24 \mathrm{~mA}$ |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=3.3 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=0 \mathrm{~V}$ |
| I/OD ${ }_{12 \mathrm{t}}$ - TTL level bi-directional pin and open-drain output with 12mA sink capability |  |  |  |  |  |  |
| Input Low Voltage | VIL |  |  | 0.8 | V |  |
| Input High Voltage | VIH | 2.0 |  |  | V |  |
| Output Low Voltage | Vol |  |  | 0.4 | V | $\mathrm{IOL}=12 \mathrm{~mA}$ |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=5 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | VIN $=0 \mathrm{~V}$ |
| I/OD ${ }_{24 t}$ - TTL level bi-directional pin and open-drain output with 24 mA sink capability |  |  |  |  |  |  |
| Input Low Voltage | VIL |  |  | 0.8 | V |  |
| Input High Voltage | VIH | 2.0 |  |  | V |  |
| Output Low Voltage | Vol |  |  | 0.4 | V | $\mathrm{IOL}=24 \mathrm{~mA}$ |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=5 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | VIN $=0 \mathrm{~V}$ |

## nuvoTon

| PARAMETER | SYM. | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I/OD ${ }_{12 t s}$ - TTL level Schmitt-trigger bi-directional pin and open drain output with 12 mA sink capability |  |  |  |  |  |  |
| Input Low Threshold Voltage | Vt- | 0.5 | 0.8 | 1.1 | V |  |
| Input High Threshold Voltage | Vt+ | 1.6 | 2.0 | 2.4 | V |  |
| Hystersis | VTH | 0.5 | 1.2 |  | V | $\mathrm{VdD}=5 \mathrm{~V}$ |
| Output Low Voltage | Vol |  |  | 0.4 | V | $\mathrm{IOL}=12 \mathrm{~mA}$ |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | VIN $=5 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=0 \mathrm{~V}$ |
| PARAMETER | SYM. | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| I/OD ${ }_{24 t s}$ - TTL level Schmitt-trigger bi-directional pin and open drain output with 24 mA sink capability |  |  |  |  |  |  |
| Input Low Threshold Voltage | Vt- | 0.5 | 0.8 | 1.1 | V |  |
| Input High Threshold Voltage | Vt+ | 1.6 | 2.0 | 2.4 | V |  |
| Hystersis | VTH | 0.5 | 1.2 |  | V | $\mathrm{VdD}=5 \mathrm{~V}$ |
| Output Low Voltage | Vol |  |  | 0.4 | V | $\mathrm{IOL}=24 \mathrm{~mA}$ |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | VIN $=5 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | VIN $=0 \mathrm{~V}$ |
| I/OD12cs - CMOS level Schmitt-trigger bi-directional pin and open drain output with 12mA sink capability |  |  |  |  |  |  |
| Input Low Threshold Voltage | Vt- | 1.3 | 1.5 | 1.7 | V | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ |
| Input High Threshold Voltage | Vt+ | 3.2 | 3.5 | 3.8 | V | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ |
| Hystersis | VTH | 1.5 | 2 |  | V | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ |
| Output Low Voltage | Vol |  |  | 0.4 | V | $\mathrm{IOL}=12 \mathrm{~mA}$ |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=5 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | VIN $=0 \mathrm{~V}$ |
| I/OD16cs - CMOS level Schmitt-trigger bi-directional pin and open drain output with 16 mA sink capability |  |  |  |  |  |  |
| Input Low Threshold Voltage | Vt- | 1.3 | 1.5 | 1.7 | V | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ |


| PARAMETER | SYM. | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Threshold Voltage | Vt+ | 3.2 | 3.5 | 3.8 | V | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ |
| Hystersis | VTH | 1.5 | 2 |  | V | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ |
| Output Low Voltage | Vol |  |  | 0.4 | V | $\mathrm{IOL}=16 \mathrm{~mA}$ |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=5 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | VIN $=0 \mathrm{~V}$ |
| I/OD12csd - CMOS level Schmitt-trigger bi-directional pin with internal pull down resistor and open drain output with 12 mA sink capability |  |  |  |  |  |  |
| Input Low Threshold Voltage | Vt- | 1.3 | 1.5 | 1.7 | V | $V \mathrm{DD}=5 \mathrm{~V}$ |
| Input High Threshold Voltage | Vt+ | 3.2 | 3.5 | 3.8 | V | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ |
| PARAMETER | SYM. | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| Hystersis | Vth | 1.5 | 2 |  | V | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ |
| Output Low Voltage | VoL |  |  | 0.4 | V | $\mathrm{IOL}=12 \mathrm{~mA}$ |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | VIN $=5 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=0 \mathrm{~V}$ |
| I/OD12 csu - CMOS level Schmitt-trigger bi-directional pin with internal pull up resistor and open drain output with 12 mA sink capability |  |  |  |  |  |  |
| Input Low Threshold Voltage | Vt- | 1.3 | 1.5 | 1.7 | V | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ |
| Input High Threshold Voltage | Vt+ | 3.2 | 3.5 | 3.8 | V | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ |
| Hystersis | VTH | 1.5 | 2 |  | V | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ |
| Output Low Voltage | VoL |  |  | 0.4 | V | $\mathrm{IOL}=12 \mathrm{~mA}$ |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | VIN $=5 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=0 \mathrm{~V}$ |
| O4-Output pin with 4mA source-sink capability |  |  |  |  |  |  |
| Output Low Voltage | Vol |  |  | 0.4 | V | $\mathrm{IOL}=4 \mathrm{~mA}$ |
| Output High Voltage | VoH | 2.4 |  |  | V | $\mathrm{IOH}=-4 \mathrm{~mA}$ |
| O8-Output pin with 8mA source-sink capability |  |  |  |  |  |  |
| Output Low Voltage | VoL |  |  | 0.4 | V | $\mathrm{IOL}=8 \mathrm{~mA}$ |
| Output High Voltage | Voh | 2.4 |  |  | V | $\mathrm{IOH}=-8 \mathrm{~mA}$ |
| O12-Output pin with 12mA source-sink capability |  |  |  |  |  |  |


| PARAMETER | SYM. | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Low Voltage | Vol |  |  | 0.4 | V | $\mathrm{IOL}=12 \mathrm{~mA}$ |
| Output High Voltage | Voh | 2.4 |  |  | V | $\mathrm{IOH}=-12 \mathrm{~mA}$ |
| O16-Output pin with 16mA source-sink capability |  |  |  |  |  |  |
| Output Low Voltage | Vol |  |  | 0.4 | V | $\mathrm{IOL}=16 \mathrm{~mA}$ |
| Output High Voltage | Voh | 2.4 |  |  | V | $\mathrm{IOH}=-16 \mathrm{~mA}$ |

## nuvoton

| PARAMETER | SYM. | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| O24-Output pin with 24mA source-sink capability |  |  |  |  |  |  |
| Output Low Voltage | Vol |  |  | 0.4 | V | $\mathrm{IOL}=24 \mathrm{~mA}$ |
| Output High Voltage | VOH | 2.4 |  |  | V | $\mathrm{IOH}=-24 \mathrm{~mA}$ |
| $\mathrm{O}_{12 \mathrm{p} 3} \mathbf{- 3 . 3 \mathrm { V }}$ output pin with 12 mA source-sink capability |  |  |  |  |  |  |
| Output Low Voltage | Vol |  |  | 0.4 | V | $\mathrm{IOL}=12 \mathrm{~mA}$ |
| $\mathrm{O}_{24 \mathrm{p} 3}-3.3 \mathrm{~V}$ output pin with 24 mA source-sink capability |  |  |  |  |  |  |
| Output Low Voltage | Vol |  |  | 0.4 | V | $\mathrm{IOL}=24 \mathrm{~mA}$ |
| OD12 - Open drain output pin with 12mA sink capability |  |  |  |  |  |  |
| Output Low Voltage | Vol |  |  | 0.4 | V | $\mathrm{IOL}=12 \mathrm{~mA}$ |
| OD24-Open drain output pin with 24mA sink capability |  |  |  |  |  |  |
| Output Low Voltage | Vol |  |  | 0.4 | V | $\mathrm{IOL}=24 \mathrm{~mA}$ |
| OD12p3-3.3V open drain output pin with 12mA sink capability |  |  |  |  |  |  |
| Output Low Voltage | VoL |  |  | 0.4 | V | $\mathrm{IOL}=12 \mathrm{~mA}$ |
| IN $\mathrm{N}_{\mathrm{t}}$ - TTL level input pin |  |  |  |  |  |  |
| Input Low Voltage | VIL |  |  | 0.8 | V |  |
| Input High Voltage | VIH | 2.0 |  |  | V |  |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=5 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=0 \mathrm{~V}$ |
| $\mathrm{IN}_{\text {tp3 }}-3.3 \mathrm{~V}$ TTL level input pin |  |  |  |  |  |  |
| Input Low Voltage | VIL |  |  | 0.8 | V |  |
| Input High Voltage | VIH | 2.0 |  |  | V |  |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=3.3 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=0 \mathrm{~V}$ |
| IN $\mathrm{td}^{\text {- TTL level input pin with internal pull down resistor }}$ |  |  |  |  |  |  |
| Input Low Voltage | VIL |  |  | 0.8 | V |  |
| Input High Voltage | VIH | 2.0 |  |  | V |  |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=5 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=0 \mathrm{~V}$ |
| IN $\mathrm{tu}_{\text {- }}$ TTL level input pin with internal pull up resistor |  |  |  |  |  |  |
| Input Low Voltage | VIL |  |  | 0.8 | V |  |

## nuvoTon

| PARAMETER | SYM. | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | VIH | 2.0 |  |  | V |  |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=5 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=0 \mathrm{~V}$ |
| IN ts $^{\text {- TTL level Schmitt-trigger input pin }}$ |  |  |  |  |  |  |
| Input Low Threshold Voltage | Vt- | 0.5 | 0.8 | 1.1 | V | $V \mathrm{DD}=5 \mathrm{~V}$ |
| Input High Threshold Voltage | Vt+ | 1.6 | 2.0 | 2.4 | V | $V D D=5 \mathrm{~V}$ |
| Hystersis | VTH | 0.5 | 1.2 |  | V | $\mathrm{VDD}=5 \mathrm{~V}$ |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=5 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=0 \mathrm{~V}$ |
| IN $\mathrm{tsp3}^{\text {- 3.3 V TTL level Schmitt-trigger input pin }}$ |  |  |  |  |  |  |
| Input Low Threshold Voltage | Vt- | 0.5 | 0.8 | 1.1 | V | $V D D=3.3 \mathrm{~V}$ |
| Input High Threshold Voltage | Vt+ | 1.6 | 2.0 | 2.4 | V | $V D D=3.3 \mathrm{~V}$ |
| Hystersis | VTH | 0.5 | 1.2 |  | V | $\mathrm{VDD}=3.3 \mathrm{~V}$ |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=3.3 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=0 \mathrm{~V}$ |
| $\mathbf{I N}_{\mathbf{C}}$ - CMOS level input pin |  |  |  |  |  |  |
| Input Low Voltage | VIL |  |  | 1.5 | V |  |
| Input High Voltage | VIH | 3.5 |  |  | V |  |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=5 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=0 \mathrm{~V}$ |
| IN $\mathbf{c d}^{\mathbf{-}}$ CMOS level input pin with internal pull down resistor |  |  |  |  |  |  |
| Input Low Voltage | VIL |  |  | 1.5 | V |  |
| Input High Voltage | VIH | 3.5 |  |  | V |  |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=5 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=0 \mathrm{~V}$ |
| $\mathbf{I N}_{\mathbf{c s}} \mathbf{-}$ CMOS level Schmitt-trigger input pin |  |  |  |  |  |  |
| Input Low Threshold Voltage | Vt- | 1.3 | 1.5 | 1.7 | V | $V D D=5 \mathrm{~V}$ |


| PARAMETER | SYM. | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hystersis | VTH | 1.5 | 2 |  | V | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=5 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=0 \mathrm{~V}$ |
| $\mathrm{IN}_{\text {csu }}$ - CMOS level Schmitt-trigger input pin with internal pull up resistor |  |  |  |  |  |  |
| Input Low Threshold Voltage | Vt- | 1.3 | 1.5 | 1.7 | V | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ |
| Input High Threshold Voltage | Vt+ | 3.2 | 3.5 | 3.8 | V | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ |
| Hystersis | VTH | 1.5 | 2 |  | V | $\mathrm{V} D \mathrm{D}=5 \mathrm{~V}$ |
| Input High Leakage | ILIH |  |  | +10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=5 \mathrm{~V}$ |
| Input Low Leakage | ILIL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{VIN}=0 \mathrm{~V}$ |

## 13. APPLICATION CIRCUITS

### 13.1 Parallel Port Extension FDD



### 13.2 Parallel Port Extension 2FDD



### 13.3 Four FDD Mode


14. ORDERING INFORMATION

| PART NO. | KBC FIRMWARE | REMARKS |
| :---: | :---: | :---: |
| W83627HG-AW | AMIKEY-2 $^{\text {TM }}$ |  |
| W83627G-AW | AMIKEY-2 $^{\text {TM }}$ | EOL already |

## 15. TOP MARKING SPECIFICATIONS



1st line : Winbond logo
2nd line : the type number : W83627HG-AW, W83627G-AW
(the "G" means Pb-free package)
3rd line : the source of KBC F/W -- American Megatrends Incorporated ${ }^{\text {TM }}$
4th line : the tracking code $\underline{821} \underline{\mathrm{~A}} \underline{2} \underline{\mathrm{~B}} \underline{282012345 \mathrm{BC}}$
821: package made in '9오, week 21
A : assembly house ID; A means ASE, S means SPIL etc.
2 : Winbond internal use
B : IC revision; A means version A, B means version B 282012345 : wafer production series lot number
BC : Winbond internal use

## 16. PACKAGE DIMENSIONS

128-pin (QFP, 14x20x2.75mm foot print 3.2mm)


| Symbol | Dimension in inch |  | Dimension in mm |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Nom | Max | Min | Nom | Max |
| $\mathbf{A}$ | - | - | 0.134 | - | - | 3.40 |
| $\mathbf{A}_{\mathbf{1}}$ | 0.004 | - | - | 0.10 | - | - |
| $\mathbf{A}_{\mathbf{2}}$ | 0.101 | 0.107 | 0.113 | 2.57 | 2.72 | 2.87 |
| $\mathbf{b}$ | 0.006 | 0.008 | 0.010 | 0.15 | 0.20 | 0.25 |
| $\mathbf{C}$ | 0.004 | 0.006 | 0.010 | 0.10 | 0.15 | 0.25 |
| $\mathbf{D}$ | 0.547 | 0.551 | 0.555 | 13.90 | 14.00 | 14.10 |
| $\mathbf{E}$ | 0.783 | 0.787 | 0.791 | 19.90 | 20.00 | 20.10 |
| $\mathbf{e}$ |  | 0.020 |  |  | 0.50 |  |
| $\mathbf{H}$ | 0.669 | 0.677 | 0.685 | 17.00 | 17.20 | 17.40 |
| $\mathbf{H _ { \mathbf { E } }}$ | 0.905 | 0.913 | 0.921 | 23.00 | 23.20 | 23.40 |
| $\mathbf{L}$ | 0.023 | 0.031 | 0.039 | 0.60 | 0.80 | 1.00 |
| $\mathbf{L} \mathbf{1}$ | 0.055 | 0.063 | 0.071 | 1.40 | 1.60 | 1.80 |
| $\mathbf{y}$ | - | - | 0.004 | - | - | 0.10 |
| $\boldsymbol{\theta}$ | $0^{\circ}$ | - | $12^{\circ}$ | $0{ }^{\circ}$ | - | $12^{\circ}$ |

## 17. REVISION HISTORY

| VERSION | DATE | PAGE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 0.50 | 09/25/98 | N.A. | Not released <br> For internal use only |
| 0.51 | 11/10/98 | $\begin{aligned} & 88-93,102,105 \\ & 139,151,153 \end{aligned}$ | First published. <br> Explanation of H/W Monitor function andregister correction. |
| 0.52 | 01/11/99 | 90-93;113-115 | Pinout and register correction. |
| 0.53 | 07/26/99 | $\begin{aligned} & 90,91,113-115, \\ & 119- \\ & 123,133,136, \\ & 137,140,141 \end{aligned}$ | Typo and data correction. H/W Monitor register explanation. |
| 1.0 | 11/14/00 | All | New composition. |
| 2.0 | 11/01/02 | All | New composition. |
| 2.1 | 03/07/03 | 90 | Correct SUSLED mode register |
| 2.2 | 04/09/03 | 1. P74 ~ P76 <br> 2. P3, P90, P111 <br> 3. P6~P7 | 1. Add Section 4.1 Plug and Pla Configuration. <br> 2. Remove Phoenix MultiKey related. <br> 3. Add Block Digram |
| 2.21 | 02/03/04 | 113 | Add the top marking of W83627HG and W83627G. |
| 2.22 | 05/28/04 | $\begin{aligned} & 12,13,21,23,39, \\ & 45,46,82,93,94, \\ & 98 \sim 100 \end{aligned}$ | Typo and data correction. |
| 2.23 | 07/07/04 | 20,24,84,100 | Data correction. |
| 2.24 | 10/28/04 | 48,79 | Data correction. |
| 2.25 | 11/02/04 | 98 | Data correction. |
| 2.26 | 01/11/05 | 24, 76,77,117 | Add part No.to Section 7 Ordering Instruction and data correction. |
| 2.27 | 07/21/06 | 52 | Correct Beep out frequence. |
| 2.28 | 07/27/06 | 12 | Data correction. |
| 2.29 | 10/25/06 | 103 | Add description for CRF1 in LDNA; |
| 2.30 | 01/11/06 | 118 | Correct AP circuit for PSIN |


| VERSION | DATE | PAGE | DESCRIPTION |
| :---: | :---: | :--- | :--- |
| 2.4 | $03 / 05 / 07$ | 77 | Ull |
| 2.5 | $08 / 28 / 07$ | $11 / 21 / 07$ | $76 \sim 84$ |
| 2.6 | $02 / 15 / 2008$ | 52 | Remove all the words and descriptions of "MR" to "LRESET". <br> "W83627HF/F". |
| 2.61 | $04 / 23 / 2008$ | 51,115 | Add Chapter 10 UART PORT <br> to 111, 112 and 113. |
| 2.63 | $04 / 03 / 2009$ | $61,126,127$ | 1. Update the description of bit 5 in <br> IRQ/OVT\# Property Select Register - Index <br> 4Ch (Bank 0). <br> 2. Update the values in 12.1 Absolute Maxi- <br> mum Raitngs and 12.2 DC Characteristics. |
|  | 1. Data correction. <br> 2. Update Chapter 14, Ordering Informa- <br> tion. |  |  |
| 3. Update Chapter 15, Top Marking Specifi- |  |  |  |
| cations. |  |  |  |
| 4. Update Chapter 16, Package Dimen- |  |  |  |
| sions. |  |  |  |

## nuvoton

## Important Notice

Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Nuvoton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales.

## APPENDIX A : DEMO CIRCUIT



## nuvoton






## nuvoton



## Hardware Monitor circuits




