

PDTA114T series

PNP resistor-equipped transistors; R1 = 10 k Ω , R2 = open

Rev. 07 — 20 April 2007

Product data sheet

1. Product profile

1.1 General description

PNP Resistor-Equipped Transistors (RET) family in small plastic packages.

Table 1. Product overview

Type number	Package			NPN complement
	NXP	JEITA	JEDEC	
PDTA114TE	SOT416	SC-75	-	PDTC114TE
PDTA114TK	SOT346	SC-59A	TO-236	PDTC114TK
PDTA114TM	SOT883	SC-101	-	PDTC114TM
PDTA114TS ^[1]	SOT54	SC-43A	TO-92	PDTC114TS
PDTA114TT	SOT23	-	TO-236AB	PDTC114TT
PDTA114TU	SOT323	SC-70	-	PDTC114TU

[1] Also available in SOT54A and SOT54 variant packages (see [Section 2](#)).

1.2 Features

- 100 mA output current capability
- Built-in bias resistors
- Simplifies circuit design
- Reduces component count
- Reduces pick and place costs

1.3 Applications

- Digital applications
- Control of IC inputs
- Cost-saving alternative to BC857 series in digital applications
- Low current peripheral driver

1.4 Quick reference data

Table 2. Quick reference data

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{CEO}	collector-emitter voltage	open base	-	-	-50	V
I _O	output current		-	-	-100	mA
R1	bias resistor 1 (input)		7	10	13	k Ω

2. Pinning information

Table 3. Pinning

Pin	Description	Simplified outline	Symbol
SOT54			
1	input (base)		
2	output (collector)		
3	GND (emitter)		
SOT54A			
1	input (base)		
2	output (collector)		
3	GND (emitter)		
SOT54 variant			
1	input (base)		
2	output (collector)		
3	GND (emitter)		
SOT23; SOT323; SOT346; SOT416			
1	input (base)		
2	GND (emitter)		
3	output (collector)		
SOT883			
1	input (base)		
2	GND (emitter)		
3	output (collector)		

3. Ordering information

Table 4. Ordering information

Type number	Package		
	Name	Description	Version
PDTA114TE	SC-75	plastic surface-mounted package; 3 leads	SOT416
PDTA114TK	SC-59A	plastic surface-mounted package; 3 leads	SOT346
PDTA114TM	SC-101	leadless ultra small plastic package; 3 solder lands; body 1.0 × 0.6 × 0.5 mm	SOT883
PDTA114TS ^[1]	SC-43A	plastic single-ended leaded (through hole) package; 3 leads	SOT54
PDTA114TT	-	plastic surface-mounted package; 3 leads	SOT23
PDTA114TU	SC-70	plastic surface-mounted package; 3 leads	SOT323

[1] Also available in SOT54A and SOT54 variant packages (see [Section 2](#) and [Section 9](#)).

4. Marking

Table 5. Marking codes

Type number	Marking code ^[1]
PDTA114TE	11
PDTA114TK	23
PDTA114TM	DE
PDTA114TS	TA114T
PDTA114TT	*11
PDTA114TU	*23

[1] * = -: made in Hong Kong
 * = p: made in Hong Kong
 * = t: made in Malaysia
 * = W: made in China

5. Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit	
V _{CBO}	collector-base voltage	open emitter	-	-50	V	
V _{CEO}	collector-emitter voltage	open base	-	-50	V	
V _{EBO}	emitter-base voltage	open collector	-	-5	V	
I _O	output current		-	-100	mA	
I _{CM}	peak collector current	single pulse; t _p ≤ 1 ms	-	-100	mA	
P _{tot}	total power dissipation	T _{amb} ≤ 25 °C				
	PDTA114TE		[1]	-	150	mW
	PDTA114TK		[1]	-	250	mW
	PDTA114TM		[2][3]	-	250	mW
	PDTA114TS		[1]	-	500	mW
	PDTA114TT		[1]	-	250	mW
	PDTA114TU		[1]	-	200	mW
T _j	junction temperature		-	150	°C	
T _{amb}	ambient temperature		-65	+150	°C	
T _{stg}	storage temperature		-65	+150	°C	

[1] Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated and standard footprint.

[2] Reflow soldering is the only recommended soldering method.

[3] Device mounted on an FR4 PCB with 60 μm copper strip line, standard footprint.

6. Thermal characteristics

Table 7. Thermal characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
R _{th(j-a)}	thermal resistance from junction to ambient	in free air					
	PDTA114TE		[1]	-	-	833	K/W
	PDTA114TK		[1]	-	-	500	K/W
	PDTA114TM		[2][3]	-	-	500	K/W
	PDTA114TS		[1]	-	-	250	K/W
	PDTA114TT		[1]	-	-	500	K/W
	PDTA114TU		[1]	-	-	625	K/W

[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.



[2] Reflow soldering is the only recommended soldering method.

[3] Device mounted on an FR4 PCB with 60 μm copper strip line, standard footprint.

7. Characteristics

Table 8. Characteristics
T_{amb} = 25 °C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I _{CBO}	collector-base cut-off current	V _{CB} = -50 V; I _E = 0 A	-	-	-100	nA
I _{CEO}	collector-emitter cut-off current	V _{CE} = -30 V; I _B = 0 A	-	-	-1	μA
		V _{CE} = -30 V; I _B = 0 A; T _j = 150 °C	-	-	-50	μA
I _{EBO}	emitter-base cut-off current	V _{EB} = -5 V; I _C = 0 A	-	-	-100	nA
h _{FE}	DC current gain	V _{CE} = -5 V; I _C = -1 mA	200	-	-	
V _{CEsat}	collector-emitter saturation voltage	I _C = -10 mA; I _B = -0.5 mA	-	-	-150	mV
R1	bias resistor 1 (input)		7	10	13	kΩ
C _c	collector capacitance	V _{CB} = -10 V; I _E = i _e = 0 A; f = 1 MHz	-	-	3	pF



8. Package outline




Fig 3. Package outline SOT416 (SC-75)




Fig 4. Package outline SOT346 (SC-59A/TO-236)




Fig 5. Package outline SOT883 (SC-101)




Fig 6. Package outline SOT54 (SC-43A/TO-92)




Fig 7. Package outline SOT54A




Fig 8. Package outline SOT54 variant

