## **PWM Current-Mode Controller for Free Running Quasi-Resonant Operation**

The NCP1337 combines a true current mode modulator and a demagnetization detector which ensures full Borderline/Critical Conduction Mode in any load/line conditions together with minimum drain voltage switching (Quasi–Resonant operation). The transformer core reset detection is done internally, without using any external signal, due to the Soxyless concept. The frequency is internally limited to 130 kHz, preventing the controller to operate above the 150 kHz CISPR–22 EMI starting limit.

By monitoring the feedback pin activity, the controller enters skip mode as soon as the power demand falls below a predetermined level. As each restart is softened by an internal Soft–Skip<sup>M</sup>, and as the frequency cannot go below 25 kHz, no audible noise can be heard.

The NCP1337 also features an efficient protective circuitry which, in presence of an overcurrent condition, disables the output pulses and enters a safe burst mode, trying to restart. Once the default has gone, the device auto-recovers. Also included is a bulk voltage monitoring function (known as brown-out protection), an adjustable overpower compensation, and a  $V_{CC}$  OVP. The controller immediately restarts after any of these conditions, unless the fault timer has timed out. Finally, an internal 4.0 ms soft-start eliminates the traditional startup stress.

#### Features

- Free-Running Borderline/Critical Mode Quasi-Resonant Operation
- Current-Mode
- Soft-Skip Mode with Minimum Switching Frequency for Standby
- Auto-Recovery Short-Circuit Protection Independent of Auxiliary Voltage
- Overvoltage Protection
- Brown–Out Protection
- Two Externally Triggerable Fault Comparators (one for a disable function, and the other for a permanent latch)
- Internal 4.0 ms Soft-Start
- 500 mA Peak Current Drive Sink Capability
- 130 kHz Max Frequency
- Internal Leading Edge Blanking
- Internal Temperature Shutdown
- Direct Optocoupler Connection
- Dynamic Self-Supply with Levels of 12 V (On) and 10 V (Off)
- SPICE Models Available for TRANsient and AC Analysis
- These are Pb-Free Devices\*


### **Typical Applications**


- AC-DC Adapters for Notebooks, etc.
- Offline Battery Chargers
- Consumer Electronics (DVD Players, Set-Top Boxes, TVs, etc.)
- Auxiliary Power Supplies (USB, Appliances, TVs, etc.)
- \*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



## **ON Semiconductor®**

http://onsemi.com





### **ORDERING INFORMATION**

Device	Package	Shipping†
NCP1337PG	PDIP-7 (Pb-Free)	50 Units/Rail
NCP1337DR2G	SOIC-7 (Pb-Free)	2500 Tape & Reel

† For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

## **PIN FUNCTION DESCRIPTION**

Pin No.	Symbol	Function	Description
1	BO	Brown-out and external triggering	<ul> <li>By connecting this pin to the input voltage through a resistor divider, the controller ensures operation at a safe mains level, thanks to a 500 mV brown-out comparator.</li> </ul>
			<ul> <li>If an external event brings this pin above 3.0 V, the controller's output is disabled.</li> </ul>
			<ul> <li>If an external event brings this pin above 5.0 V, the controller is permanently latched-off.</li> </ul>
2	FB	Sets the peak current setpoint	<ul> <li>By connecting an optocoupler or an auxiliary winding to this pin, the peak current setpoint is adjusted accordingly to the output power demand.</li> <li>When the requested peak current setpoint is below the internal standby</li> </ul>
			level, the device enters Soft–Skip mode.
3	CS	Current sense input and overpower compensation	• This pin senses the primary current and routes it to the internal comparator via an L.E.B.
		adjustment	• Inserting a resistor in series with the pin allows to control the overpower compensation level.
4	GND	IC ground	
5	DRV	Output driver	To be connected to an external MOSFET.
6	VCC	IC supply	<ul> <li>Connected to a tank capacitor (and possibly an auxiliary winding).</li> <li>When V<sub>CC</sub> reaches 18.6 V, an internal OVP stops the output pulses.</li> </ul>
8	HV	High-voltage pin	<ul> <li>Connected to the high-voltage rail, this pin injects a constant current into the V<sub>CC</sub> bulk capacitor and ensures a clean lossless startup sequence.</li> </ul>




Figure 1. Typical Application Schematic




Figure 2. Internal Circuit Architecture

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Voltage on Pin 8 (HV) when Pin 6 (V_{CC}) is Decoupled to Ground with 10 $\mu\text{F}$	V <sub>HV</sub>	-0.3 to 500	V
Maximum Current in Pin 8 (HV)	-	20	mA
Power Supply Voltage, Pin 6 ( $V_{CC}$ ) and Pin 5 (DRV)	V <sub>CCmax</sub>	-0.3 to 20	V
Maximum Current in Pin 6 (V <sub>CC</sub> )	-	± 30	mA
Maximum V <sub>CC</sub> Slew Rate (dV/dt)	dV <sub>CC</sub> /dt	9.0	V/ms
Maximum Voltage on all Pins except Pin 8 (HV), Pin 6 (V $_{\rm CC}$ ) and Pin 5 (DRV)	-	-0.3 to 10	V
Maximum Current into all Pins except Pin 8 (HV), Pin 6 (V $_{CC}$ ) and Pin 5 (DRV)	-	±10	mA
Maximum Current into Pin 6 (DRV) during ON Time and T <sub>BLANK</sub>	-	±1.0	А
Maximum Current into Pin 6 (DRV) after T <sub>BLANK</sub> during OFF Time	-	±15	mA
Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>	57	°C/W
Thermal Resistance, Junction-to-Air, SOIC Version	R <sub>θJA</sub>	178	°C/W
Thermal Resistance, Junction-to-Air, DIP Version	R <sub>θJA</sub>	100	°C/W
Maximum Junction Temperature	TJ <sub>MAX</sub>	150	°C
Operating Temperature Range	-	-40 to +125	°C
Storage Temperature Range	-	-60 to +150	°C
ESD Capability, HBM Model per Mil-std-883, Method 3015 (All Pins except HV)	-	2.0	kV
ESD Capability, Machine Model	-	200	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. This device contains latchup protection and exceeds 100 mA per JEDEC standard JESD78.

# **ELECTRICAL CHARACTERISTICS** (For typical values $T_J = 25^{\circ}C$ , for min/max values $T_J = 0^{\circ}C$ to +125°C, Max $T_J = 150^{\circ}C$ , $V_{CC} = 11$ V, unless otherwise noted.)

SUPPLY SECTION         VCC preasing Level at which the Controller Starts         6         VCC_D         11         12         13           V <sub>GC</sub> Decreasing Level at which the Controller Stops         6         VCC_D         7.         9.0         7.           V <sub>GC</sub> Decreasing Level at which the Latch Off Phase Ends         6         VCC <sub>LATCH</sub> 3.6         5.0         6.0           V <sub>GC</sub> Decreasing Level at which Latch Fault is Released and Margin between V <sub>GC</sub> Level at which the Controller Enters Protection Mode         6         VCC <sub>LATCH</sub> 3.6         7.0         7.0           V <sub>GC</sub> Level at which the Controller Enters Protection Mode         6         VCC <sub>OPP</sub> 17.6         18.6         19.8           V <sub>GC</sub> Level at which He Controller Enters Protection Mode         6         VCC <sub>OPP</sub> 17.6         18.6         19.8           V <sub>GC</sub> Level at which He Controller Enters Protection Mode         6         VCC <sub>OPP</sub> 17.6         18.6         19.8           V <sub>GC</sub> Level at which He Controller Enters Protection Mode         6         ICC2         -         2.0         -           Internal IC Consumption, Latch-Off Phase, V <sub>GC</sub> = 8.0 V         6         ICC2         -         2.0         -           Internal IC Consumption, Latch-Off Phase, V <sub>GC</sub> > VCC <sub>INHB</sub> 8         IC1         5.5	V V							
Corr         Corr         9.0         10         11           Protection Mode is Activated if V <sub>CC</sub> reaches this Level whereas the HV         6         VCC <sub>OFF</sub> -         9.0         -           Current Source is ON         Voc_C Decreasing Level at which the Latch-Off Phase Ends         6         VCC <sub>LATCH</sub> 3.6         5.0         6.0           Margin between V <sub>CC</sub> Level at which the Latch-Off Phase Ends         6         VCC <sub>LATCH</sub> 0.3         -         -         -         -         -         VCC <sub>LATCH</sub> 0.3         -	-						SUPPLY SECTION	
Protection Mode is Activated if $V_{CC}$ reaches this Level whereas the HV         6 $VC_{CD}$ -         9.0         - $V_{CC}$ Decreasing Level at which the Latch-Off Phase Ends         6 $VCC_{LATCH}$ 3.6         5.0         6.0           Margin between Voc Level at which Latch Fault is Released and VCC_LATCH         - $V_{MARGIN}$ 0.3         -         -           Voc Increasing Level at which Latch Fault is Released and VCC_LATCH         -         1.6         1.6         -           Internal IC Consumption, No Output Load on Pin 5, F <sub>SW</sub> = 60 kHz         6         ICC1         -         1.2         -           Internal IC Consumption, 1.0 FO Uptut Load on Pin 5, F <sub>SW</sub> = 60 kHz         6         ICC2         -         600         -           Internal IC Consumption in Skip         6         ICC2         -         600         -           Internal IC Consumption in Skip         6         ICC2         -         600         -           Immimum Guaranteed Startup Voltage on HV Pin         8         Vetvinsin         -         -         55           High-Voltage Current Source when V <sub>CC</sub> < VCChHB         8         IC1         5.5         9.6         1.1           (V <sub>CC</sub> = 0 V, V <sub>HV</sub> = 60 V)         B         Intrenal Current So	V	13	12	11	VCC <sub>ON</sub>	6	V <sub>CC</sub> Increasing Level at which the Controller Starts	
Current Source is ON         Image: Constraint of the second of the		11	10	9.0	VCC <sub>MIN</sub>	6	V <sub>CC</sub> Decreasing Level at which the Controller Stops	
Margin between V <sub>CC</sub> Level at which Latch Fault is Released and VCC <sub>LTCH</sub> -         V <sub>MARGIN</sub> 0.3         -         -           V <sub>CC</sub> Lored V <sub>CC</sub> lored and which the Controller Enters Protection Mode         6         VCC <sub>QVP</sub> 17.6         18.6         19.8           V <sub>CC</sub> Level below which HV Current Source is Reduced         6         VCC <sub>QVP</sub> 17.6         18.6         19.8           V <sub>CC</sub> Level below which HV Current Source is Reduced         6         ICC2         -         1.2         -           Internal IC Consumption, 1.0 nF Output Load on Pin 5, F <sub>SW</sub> = 60 kHz         6         ICC2         -         2.0         -           Internal IC Consumption, Latch-Off Phase, V <sub>CC</sub> = 8.0 V         6         ICC2         -         600         -           Internal IC consumption in Skip         6         ICC1         -         5.5         15           High-Voltage Current Source when V <sub>CC</sub> > VCCINHIB         8         IC1         5.5         9.5         15           V <sub>CC</sub> = 0.V, V <sub>HV</sub> = 60 V)         8         IC1         5.5         9.0         1         1           U <sub>CC</sub> = 0.V, V <sub>HV</sub> = 60 V)         8         IC1         5.5         9.0         1         1           U <sub>CC</sub> = 0.V, V <sub>HV</sub> = 60 V)         8         IC1	V	-	9.0	-	VCC <sub>OFF</sub>	6		
VCCLATCH         Image: Constraint of the second seco	V	6.0	5.0	3.6	VCC <sub>LATCH</sub>	6	$V_{CC}$ Decreasing Level at which the Latch–Off Phase Ends	
V <sub>CC</sub> Level below which HV Current Source is Reduced         6         VCC <sub>INHB</sub> -         1.5         -           Internal IC Consumption, No Output Load on Pin 5, $F_{SW} = 60$ kHz         6         ICC1         -         1.2         -           Internal IC Consumption, 1.0 nF Output Load on Pin 5, $F_{SW} = 60$ kHz         6         ICC2         -         2.0         -           Internal IC Consumption, Latch-Off Phase, $V_{CC} = 8.0$ V         6         ICC3         -         6000         -           Internal IC Consumption in Skip         6         ICC2         -         8.00         -         6           INTERNAL STARTUP CURRENT SOURCE         Minimum Guaranteed Startup Voltage on HV Pin         8         VHVmin         -         -         55           High-Voltage Current Source when $V_{CC} > VCC_{INHB}$ 8         IC1         5.5         9.5         15           ( $V_{CC} = 0.V, H_V = 60.V$ )         8         IL2         0.3         0.6         1.1           Leakage Current Flowing when the HV Current Source is OFF         8         I+vLeak         -         -         90           ( $V_{CC} = 0.V, H_V = 500.V$ )         Dipt Voltage Fall-Time @ CL = 1.0 nF, 10-90% of Output Signal         5         TF         -         20         -           So	V	-	-	0.3	V <sub>MARGIN</sub>	-		
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	V	19.6	18.6	17.6	VCC <sub>OVP</sub>	6	$V_{CC}$ Increasing Level at which the Controller Enters Protection Mode	
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	V	-	1.5	_	VCCINHIB	6	V <sub>CC</sub> Level below which HV Current Source is Reduced	
Internal IC Consumption, Latch-Off Phase, $V_{CC} = 8.0$ V         6         ICC3         -         600         -           Internal IC Consumption in Skip         6         ICC1 <sub>LOW</sub> -         600         -           INTERNAL STARTUP CURRENT SOURCE         -         600         -         55         9.5         15           Migh-Voltage Current Source when $V_{CC} > VCC_{INHIB}$ 8         IC1         5.5         9.5         15 $V_{CC} = 0.V, V_{HV} = 60 V$ 8         IC2         0.3         0.6         1.1           Leakage Current Source when $V_{CC} > VCC_{INHIB}$ 8         IC2         0.3         0.6         1.1           Leakage Current Flowing when the HV Current Source is OFF         8         IH <sub>VLeak</sub> -         -         90           V <sub>CC</sub> = 17 V, V <sub>HV</sub> = 500 V)         Dutput Voltage Rise-Time @ CL = 1.0 nF, 10-90% of Output Signal         5         T <sub>R</sub> -         20         -           Output Voltage Rise-Time @ CL = 1.0 nF, 10-90% of Output Signal         5         T <sub>R</sub> -         20         -           Source Resistance         5         R <sub>OL</sub> -         8.0         -         20         -           Temperature Shutdown         -         T         T	mA	-	1.2	_	ICC1	6	Internal IC Consumption, No Output Load on Pin 5, $F_{SW}$ = 60 kHz	
Internal IC Consumption in Skip         6         ICC <sub>LOW</sub> -         600         -           INTERNAL STARTUP CURRENT SOURCE         Minimum Guaranteed Startup Voltage on HV Pin         8         V <sub>HVmin</sub> -         -         55           High-Voltage Current Source when V <sub>CC</sub> > VCC <sub>INHIB</sub> 8         IC1         5.5         9.5         15           High-Voltage Current Source when V <sub>CC</sub> > VCC <sub>INHIB</sub> 8         IC2         0.3         0.6         1.1           Leakage Current Flowing when the HV Current Source is OFF         8         I <sub>HVLeak</sub> -         -         90           V <sub>CC</sub> = 17 V, V <sub>HV</sub> = 500 V)         8         I <sub>HVLeak</sub> -         -         90           Dutput Voltage Rise-Time @ CL = 1.0 nF, 10-90% of Output Signal         5         T <sub>R</sub> -         20         -           Source Resistance         5         R <sub>OL</sub> -         8.0         -         -           Sink Resistance         5         R <sub>OL</sub> -         8.0         -         -           Temperature Shutdown         -         TSD         130         -         -         -           Maximum Internal Current Setpoint (@ I <sub>FB</sub> = I <sub>FB100%</sub> )         3         V <sub>CSLimit</sub> 475         500	mA	-	2.0	_	ICC2	6	Internal IC Consumption, 1.0 nF Output Load on Pin 5, $F_{SW}$ = 60 kHz	
INTERNAL STARTUP CURRENT SOURCE           Minimum Guaranteed Startup Voltage on HV Pin         8         V <sub>HVmin</sub> -         -         55           High-Voltage Current Source when V <sub>CC</sub> > VCC <sub>INHIB</sub> (V <sub>CC</sub> = 10.5 V, V <sub>HV</sub> = 60 V)         8         IC1         5.5         9.5         15           High-Voltage Current Source when V <sub>CC</sub> < VCC <sub>INHIB</sub> (V <sub>CC</sub> = 0 V, V <sub>HV</sub> = 60 V)         8         IC2         0.3         0.6         1.1           Leakage Current Source when V <sub>CC</sub> < VCC <sub>INHIB</sub> (V <sub>CC</sub> = 17 V, V <sub>HV</sub> = 500 V)         8         I <sub>HVLeak</sub> -         -         90           DIPUE OUTPUT         0         7         -         50         -         -         90         -         -         90         -         -         90         -         -         90         -         -         90         -         -         90         -         -         90         -         -         90         -         -         90         -         -         90         -         -         90         -         -         -         90         -         -         -         90         -         -         -         90         -         -         -         -         -         -         -         - <td>μA</td> <td>-</td> <td>600</td> <td>-</td> <td>ICC3</td> <td>6</td> <td>Internal IC Consumption, Latch–Off Phase, <math>V_{CC}</math> = 8.0 V</td>	μA	-	600	-	ICC3	6	Internal IC Consumption, Latch–Off Phase, $V_{CC}$ = 8.0 V	
Minimum Guaranteed Startup Voltage on HV Pin8 $V_{HVmin}$ 55High-Voltage Current Source when $V_{CC} > VCC_{INHIB}$ 8IC15.59.515 $(V_{CC} = 10.5 V, V_{HV} = 60 V)$ 8IC20.30.61.1High-Voltage Current Source when $V_{CC} < VCC_{INHIB}$ 8IC20.30.61.1 $(V_{CC} = 0 V, V_{HV} = 60 V)$ 8 $I_{HVLeak}$ 90 $(V_{CC} = 17 V, V_{HV} = 500 V)$ 8 $I_{HVLeak}$ 90DRIVE OUTPOTOutput Voltage Rise-Time @ CL = 1.0 nF, 10-90% of Output Signal5T_R-20-Source Resistance5R <sub>OH</sub> -20-Source Resistance5R <sub>OH</sub> -20-Source Resistance5R <sub>OL</sub> -8.0-TEMPERATURE SHUTDOWNTemperature Shutdown30-CURRENT COMPARATORMaximum Internal Current Setpoint (@ IFB = IFB100%)3 $V_{CSLimit}$ 475500525Minimum Internal Current Setpoint (@ IFB = IFB100%)3 $V_{CSLimit}$ -100-Internal Current Setpoint (@ IFB = IFB100%)3 $V_{CSLimit}$ 475500525Minimum Internal Current Setpoint (@ IFB = IFB100%)3 $V_{CSLimit}$ 475500525Minimum Internal Current Setpoint (@ IFB = IFB100%)3 $T_{LEB}$ - </td <td>μA</td> <td>-</td> <td>600</td> <td>-</td> <td>ICC<sub>LOW</sub></td> <td>6</td> <td>Internal IC Consumption in Skip</td>	μA	-	600	-	ICC <sub>LOW</sub>	6	Internal IC Consumption in Skip	
High-Voltage Current Source when $V_{CC} > VCC_{1NHIB}$ 8IC15.59.515 $(V_{CC} = 10.5 V, V_{HV} = 60 V)$ High-Voltage Current Source when $V_{CC} < VCC_{1NHIB}$ 8IC20.30.61.1 $(V_{CC} = 0 V, V_{HV} = 60 V)$ 8 $I_{HVLeak}$ 90 $(V_{CC} = 17, V, V_{HV} = 500 V)$ 9 $I_{HVLeak}$ 90 $(V_{CC} = 17, V, V_{HV} = 500 V)$ 00 $I_{HVLeak}$ 90 $DRVE OUTPUT$ 0000000Output Voltage Rise-Time @ CL = 1.0 nF, 10-90% of Output Signal5TR-20-Source Resistance5ROH-20Source Resistance5ROH-20Sink Resistance5ROL-8.0TEMPERATURE SHUTDOWN7SD130Temperature Shutdown30Hysteresis on Temperature Shutdown30-Maximum Internal Current Setpoint (@ IFB = IFB100%)3VCSLimit475500525Minimum Internal Current Setpoint (@ IFB = IFB100%)3VCSlippleOUT-130-Internal Current Setpoint for IFB = IFB100%3VCSlippleOUT-130-Propagation Delay from Current Detection to Gate OFF State3TDEL-120150Leading Edge Blanking Du			••			•	INTERNAL STARTUP CURRENT SOURCE	
$(V_{CC} = 10.5 \text{ V}, V_{HV} = 60 \text{ V})$ Image: the set of th	V	55	-	-	V <sub>HVmin</sub>	8	Minimum Guaranteed Startup Voltage on HV Pin	
$(V_{CC} = 0 \ V, V_{HV} = 60 \ V)$ Image: Constraint of the second	mA	15	9.5	5.5	IC1	8		
(V <sub>CC</sub> = 17 V, V <sub>HV</sub> = 500 V)Image: Margin and Marg	mA	1.1	0.6	0.3	IC2	8		
Output Voltage Rise-Time @ CL = 1.0 nF, 10–90% of Output Signal5 $T_R$ -50-Output Voltage Fall-Time @ CL = 1.0 nF, 10–90% of Output Signal5 $T_F$ -20-Source Resistance5 $R_{OH}$ -20-Sink Resistance5 $R_{OL}$ -8.0-TEMPERATURE SHUTDOWN-5 $R_{OL}$ -8.0-Temperature ShutdownTSD130Hysteresis on Temperature Shutdown30-CURRENT COMPARATOR30-Maximum Internal Current Setpoint (@ IFB = IFB100%)3 $V_{CSLimit}$ 475500525Minimum Internal Current Setpoint (@ IFB = IFBrippleIN)3 $V_{CSrippleOUT}$ -100-Propagation Delay from Current Detection to Gate OFF State3 $T_{DEL}$ -120150Leading Edge Blanking Duration3 $I_{LEB}$ -350-Internal Current Offset Injected on the CS Pin during ON Time (Over Power Compensation) @ 1.0 V on Pin 1 and Vpin3 = 0.5 V-35-	μA	90	-	_	I <sub>HVLeak</sub>	8		
Output Voltage Fall-Time @ CL = 1.0 nF, 10–90% of Output Signal5 $T_F$ -20-Source Resistance5 $R_{OH}$ -20-Sink Resistance5 $R_{OL}$ -8.0-TEMPERATURE SHUTDOWN-TSD130Temperature Shutdown-TSD130Hysteresis on Temperature Shutdown30-CURRENT COMPARATOR30-Maximum Internal Current Setpoint (@ IFB = IFB100%)3 $V_{CSLimit}$ 475500525Minimum Internal Current Setpoint (@ IFB = IFBrippleIN)3 $V_{CSrippleIN}$ -100-Internal Current Setpoint for IFB = IFBrippleOUT3 $T_{DEL}$ -120150Leading Edge Blanking Duration3 $T_{LEB}$ -350-Internal Current Offset Injected on the CS Pin during ON Time (Over Power Compensation) @ 1.0 V on Pin 1 and Vpin3 = 0.5 V3 $I_{OPC}$ -35-							DRIVE OUTPUT	
Source Resistance5 $R_{OH}$ -20-Sink Resistance5 $R_{OL}$ -8.0-TEMPERATURE SHUTDOWNTemperature Shutdown-TSD130Hysteresis on Temperature Shutdown30-CURRENT COMPARATORMaximum Internal Current Setpoint (@ IFB = IFB100%)3 $V_{CSLimit}$ 475500525Minimum Internal Current Setpoint (@ IFB = IFBrippleIN)3 $V_{CSrippleIN}$ -100-Internal Current Setpoint for IFB = IFBrippleOUT3 $V_{CSrippleOUT}$ -130-Propagation Delay from Current Detection to Gate OFF State3 $T_{LEB}$ -350-Internal Current Offset Injected on the CS Pin during ON Time (Over Power Compensation) @ 1.0 V on Pin 1 and Vpin3 = 0.5 V3Iopc-35-	ns	-	50	-	T <sub>R</sub>	5	Output Voltage Rise-Time @ CL = 1.0 nF, 10-90% of Output Signal	
Sink Resistance5 $R_{OL}$ -8.0-TEMPERATURE SHUTDOWNTemperature Shutdown-TSD130Hysteresis on Temperature Shutdown30-CURRENT COMPARATORMaximum Internal Current Setpoint (@ IFB = IFB100%)3 $V_{CSLimit}$ 475500525Minimum Internal Current Setpoint (@ IFB = IFBrippleIN)3 $V_{CSrippleIN}$ -100-Internal Current Setpoint for IFB = IFBrippleOUT3 $V_{CSrippleOUT}$ -130-Propagation Delay from Current Detection to Gate OFF State3 $T_{LEB}$ -120150Leading Edge Blanking Duration3 $I_{LEB}$ -350-Internal Current Offset Injected on the CS Pin during ON Time (Over Power Compensation) @ 1.0 V on Pin 1 and Vpin3 = 0.5 V3 $I_{OPC}$ -35-	ns	-	20	-	T <sub>F</sub>	5	Output Voltage Fall-Time @ CL = 1.0 nF, 10-90% of Output Signal	
TEMPERATURE SHUTDOWN-TSD130Temperature ShutdownTSD130Hysteresis on Temperature Shutdown30-CURRENT COMPARATOR30525Maximum Internal Current Setpoint (@ IFB = IFB100%)3 $V_{CSLimit}$ 475500525Minimum Internal Current Setpoint (@ IFB = IFBrippleIN)3 $V_{CSrippleIN}$ -100-Internal Current Setpoint for IFB = IFBrippleOUT3 $V_{CSrippleOUT}$ -130-Propagation Delay from Current Detection to Gate OFF State3 $T_{DEL}$ -120150Leading Edge Blanking Duration3 $I_{LEB}$ -350-Internal Current Offset Injected on the CS Pin during ON Time (Over Power Compensation) @ 1.0 V on Pin 1 and Vpin3 = 0.5 V3 $I_{OPC}$ -35-	Ω	-	20	-	R <sub>OH</sub>	5	Source Resistance	
Temperature Shutdown-TSD130Hysteresis on Temperature Shutdown30-CURRENT COMPARATORMaximum Internal Current Setpoint (@ IFB = IFB100%)3 $V_{CSLimit}$ 475500525Minimum Internal Current Setpoint (@ IFB = IFBrippleIN)3 $V_{CSrippleIN}$ -100-Internal Current Setpoint for IFB = IFBrippleOUT3 $V_{CSrippleOUT}$ -130-Propagation Delay from Current Detection to Gate OFF State3 $T_{DEL}$ -120150Leading Edge Blanking Duration3 $T_{LEB}$ -350-Internal Current Offset Injected on the CS Pin during ON Time (Over Power Compensation) @ 1.0 V on Pin 1 and Vpin3 = 0.5 V3 $I_{OPC}$ -35-	Ω	-	8.0	-	R <sub>OL</sub>	5	Sink Resistance	
Hysteresis on Temperature Shutdown30-CURRENT COMPARATORMaximum Internal Current Setpoint (@ IFB = IFB100%)3 $V_{CSLimit}$ 475500525Minimum Internal Current Setpoint (@ IFB = IFBrippleIN)3 $V_{CSrippleIN}$ -100-Internal Current Setpoint for IFB = IFBrippleOUT3 $V_{CSrippleOUT}$ -130-Propagation Delay from Current Detection to Gate OFF State3 $T_{DEL}$ -120150Leading Edge Blanking Duration3 $T_{LEB}$ -350-Internal Current Offset Injected on the CS Pin during ON Time (Over Power Compensation) @ 1.0 V on Pin 1 and Vpin3 = 0.5 V3Iopc -35-							TEMPERATURE SHUTDOWN	
CURRENT COMPARATORMaximum Internal Current Setpoint (@ $I_{FB} = I_{FB100\%}$ )3 $V_{CSLimit}$ 475500525Minimum Internal Current Setpoint (@ $I_{FB} = I_{FBrippleIN}$ )3 $V_{CSrippleIN}$ -100-Internal Current Setpoint for $I_{FB} = I_{FBrippleOUT}$ 3 $V_{CSrippleOUT}$ -130-Propagation Delay from Current Detection to Gate OFF State3 $T_{DEL}$ -120150Leading Edge Blanking Duration3 $T_{LEB}$ -350-Internal Current Offset Injected on the CS Pin during ON Time (Over Power Compensation) @ 1.0 V on Pin 1 and Vpin3 = 0.5 V3 $I_{OPC}$ -35-	°C	-	-	130	TSD	-	Temperature Shutdown	
Maximum Internal Current Setpoint (@ IFB = IFB100%)3 $V_{CSLimit}$ 475500525Minimum Internal Current Setpoint (@ IFB = IFBrippleIN)3 $V_{CSrippleIN}$ -100-Internal Current Setpoint for IFB = IFBrippleOUT3 $V_{CSrippleOUT}$ -130-Propagation Delay from Current Detection to Gate OFF State3 $T_{DEL}$ -120150Leading Edge Blanking Duration3 $T_{LEB}$ -350-Internal Current Offset Injected on the CS Pin during ON Time (Over Power Compensation) @ 1.0 V on Pin 1 and Vpin3 = 0.5 V3 $I_{OPC}$ -35-	°C	-	30	_	_	-	Hysteresis on Temperature Shutdown	
Internal Current Setpoint (@ IFB = IFBrippleIN)3 $V_{CSrippleIN}$ -100-Internal Current Setpoint for IFB = IFBrippleOUT3 $V_{CSrippleOUT}$ -130-Propagation Delay from Current Detection to Gate OFF State3 $T_{DEL}$ -120150Leading Edge Blanking Duration3 $T_{LEB}$ -350-Internal Current Offset Injected on the CS Pin during ON Time (Over Power Compensation) @ 1.0 V on Pin 1 and Vpin3 = 0.5 V3Iopc-35-						•	CURRENT COMPARATOR	
Internal Current Setpoint for IFB = IFBrippleOUT3VCSrippleOUT-130-Propagation Delay from Current Detection to Gate OFF State3TDEL-120150Leading Edge Blanking Duration3TLEB-350-Internal Current Offset Injected on the CS Pin during ON Time (Over Power Compensation) @ 1.0 V on Pin 1 and Vpin3 = 0.5 V3Iopc-35-	mV	525	500	475	V <sub>CSLimit</sub>	3	Maximum Internal Current Setpoint (@ $I_{FB} = I_{FB100\%}$ )	
Propagation Delay from Current Detection to Gate OFF State     3     T <sub>DEL</sub> -     120     150       Leading Edge Blanking Duration     3     T <sub>LEB</sub> -     350     -       Internal Current Offset Injected on the CS Pin during ON Time (Over Power Compensation)     3     I <sub>DPC</sub> -     35     -       @ 1.0 V on Pin 1 and Vpin3 = 0.5 V     -     35     -     35     -	mV	-	100	-	V <sub>CSrippleIN</sub>	3	Minimum Internal Current Setpoint (@ I <sub>FB</sub> = I <sub>FBrippleIN</sub> )	
Leading Edge Blanking Duration     3     TLEB     -     350     -       Internal Current Offset Injected on the CS Pin during ON Time (Over Power Compensation)     3     IOPC     -     35     -       @ 1.0 V on Pin 1 and Vpin3 = 0.5 V     -     35     -     35     -	mV	-	130	-	V <sub>CSrippleOUT</sub>	3	Internal Current Setpoint for I <sub>FB</sub> = I <sub>FBrippleOUT</sub>	
Internal Current Offset Injected on the CS Pin during ON Time     3     Iopec     Iopec       (Over Power Compensation)     -     35     -	ns	150	120	-	T <sub>DEL</sub>	3	Propagation Delay from Current Detection to Gate OFF State	
(Over Power Compensation)	ns	-	350	-	T <sub>LEB</sub>	3	Leading Edge Blanking Duration	
@ ∠. v on Fin Fano vpino = 0.5 v             105   -	μΑ	_		_	I <sub>OPC</sub>	3	(Over Power Compensation) @ 1.0 V on Pin 1 and Vpin3 = 0.5 V	
Maximum ON Time         5         MaxT <sub>ON</sub> 52         67         82	μs	-		-			-	

ELECTRICAL CHARACTERISTICS (continued) (For typical values	T <sub>J</sub> = 25°C,	for min/max valu	es T <sub>J</sub> = 0°	C to +125	ö°C,
Max $T_J = 150^{\circ}C$ , $V_{CC} = 11$ V, unless otherwise noted.)					

Characteristic		Symbol	Min	Тур	Max	Unit
FEEDBACK SECTION						
FB Current under which FAULT is Detected		I <sub>FBopen</sub>	-	40	-	μA
FB Current for which Internal Setpoint is 100%	2	I <sub>FB100%</sub>	-	50	-	μA
FB Current above which DRV Pulses are Stopped	2	I <sub>FBrippleIN</sub>	-	220	-	μΑ
FB Current under which DRV Pulses are Reauthorized after having reached I <sub>FBrippleIN</sub>	2	I <sub>FBrippleOUT</sub>	_	205	-	μΑ
FB Current above which FB Pin Voltage is not Regulated anymore	2	I <sub>FBregMax</sub>	-	500	-	μA
FB Pin Voltage when I <sub>FBopen</sub> < I <sub>FB</sub> < I <sub>FBregMax</sub>	2	V <sub>FB</sub>	2.8	3.0	3.2	V
Duration before Entering Protection Mode after FAULT Detection	-	T <sub>FAULT</sub>	-	80	-	ms
Internal Soft-Start Duration (Up to V <sub>CSLimit</sub> )	-	T <sub>SS</sub>	-	4.0	-	ms
Internal Soft-Skip Duration (Up to V <sub>CSLimit</sub> )		T <sub>SSkip</sub>	-	300	-	μs
BROWN-OUT AND LATCH SECTION						
Brown–Out Detection Level	1	V <sub>BO</sub>	460	500	540	mV
Current Flowing out of Pin 1 when Brown-Out Comparator has Toggled		I <sub>BO</sub>	-	10	-	μA
Vpin1 Threshold that Disables the Output		V <sub>DISABLE</sub>	2.8	3.0	3.3	V
Vpin1 Threshold that Activates the Permanent Latch		V <sub>LATCH</sub>	4.75	5.0	5.25	V
DEMAGNETIZATION DETECTION BLOCK	ļ	ł	ļ	ļ	ļ	<u>.</u>
Current Threshold for Demagnetization Detection	5	I <sub>SOXYth</sub>	-	210	-	μΑ
Max Voltage on DRV Pin During OFF Time after T <sub>BLANK</sub> (when Sinking 15 mA)	5	V <sub>DRVIowMAX</sub>	-	-	1.5	V
Min Voltage on DRV Pin During OFF Time after T <sub>BLANK</sub> (when Sourcing 15 mA)		V <sub>DRVIowMIN</sub>	-0.6	-	-	V
Propagation Delay from Demag Detection to Gate ON State (I <sub>GATE</sub> Slope of 500 A/s)		T <sub>DMG</sub>	_	180	220	ns
Blanking Window after Gate OFF State before Detecting Demagnetization		T <sub>BLANK</sub>	_	5.5	-	μs
Timeout on Demag Signal		T <sub>OUT</sub>	-	8.0	-	μs
Maximum OFF Time		MaxT <sub>OFF</sub>	-	35	42	μs
Minimum Switching Period		MinPeriod	6.8	7.7	8.5	μs

## **APPLICATION INFORMATION**

### INTRODUCTION

The NCP1337 implements a standard current mode architecture where the switch-off time is dictated by the peak current setpoint, whereas the core-reset detection triggers the turn-on event. This component represents the ideal candidate where low part-count is the key parameter, particularly in low-cost AC-DC adapters, consumer electronics, auxiliary supplies, etc. Due to its high-performance, high-voltage technology, the NCP1337 incorporates all the necessary features needed to build a rugged and reliable Switch-Mode Power Supply (SMPS):

- Quasi-Resonant Operation: Valley-switching operation is ensured whatever the operating conditions are, due to the internal soxyless circuitry. As a result, there are virtually no primary switch turn-on losses, and no secondary diode recovery losses, and EMI and video noise perturbations are reduced. The converter also stays a first-order system and accordingly eases the feedback loop design.
- Dynamic Self-Supply (DSS): Due to its Very High Voltage Integrated Circuit (VHVIC) technology, ON Semiconductor's NCP1337 allows for a direct pin connection to the high-voltage DC rail. A dynamic current source charges up a capacitor and thus provides a fully independent  $V_{CC}$  level. As a result, low power applications will not require any auxiliary winding to supply the controller. In applications where this winding is anyway required (see "Power Dissipation" section in the application note), the DSS will simplify the  $V_{CC}$  capacitor selection.
- Overcurrent Protection (OCP): When the feedback current is below minimum value, a fault is detected. If this fault is present for more than 80 ms, NCP1337 enters an auto-recovery soft burst mode. All pulses are stopped and the  $V_{CC}$  capacitor discharges down to 5.0 V. Then, by monitoring the  $V_{CC}$  level, the startup current source is activated ON and OFF to create a burst mode. After the current source being activated twice, the controller tries to restart, with a 4.0 ms soft-start. If the fault has gone, the SMPS resumes operation. If the fault is still there, the burst sequence

starts again. The soft-start, together with a minimum frequency clamp, allow to reduce the noise generated in the transformer in short-circuit conditions.

- Overvoltage Protection (OVP): By continuously monitoring the V<sub>CC</sub> voltage level, the NCP1337 stops switching whenever an overvoltage condition is detected.
- **Brown-Out Detection (BO):** By monitoring the level on Pin 1 during normal operation, the controller protects the SMPS against low mains condition. When Pin 1 level falls below 500 mV, the controller stops switching until this level goes back and resumes operation, unless the fault timer has timed out. By adjusting the resistor divider connected between the high input voltage and this pin, start and stop levels are programmable.
- Over Power Compensation (OPC): An internal current source injects out of Pin 3 (CS pin) a current proportional to the voltage applied on Pin 1. As this voltage is an image of the input voltage, by inserting a resistor in series with Pin 3, it is possible to create an offset on the current sense signal that will compensate the effect of the input voltage variation.
- External Latch Trip Point: By externally forcing a level on Pin 1 (e.g., with a signal coming from a temperature sensor) greater than 3.0 V (but below 5.0 V), it is possible to disable the output of the controller. If the voltage is forced over 5.0 V, the controller is permanently latched-off: to resume normal operation, the V<sub>CC</sub> voltage should go below 4.0 V, which implies to unplug the SMPS from the mains.
- Standby Ability: Under low load conditions, NCP1337 enters a Soft–Skip mode: when the CS setpoint becomes lower than 20% of the maximum peak current, output pulses are stopped, then switching is starting again when FB loop forces a setpoint higher than 25%. As this occurs at low peak current, with Soft–Skip activated, and as the T<sub>OFF</sub> is clamped, noise–free operation is guaranteed, even with a cheap transformer.

**Timing Diagrams** 




Figure 3. Startup Sequence




Figure 4. Overload




Figure 5. Soft-Skip Mode in Standby

#### Soxyless

The "Valley point detection" is based on the observation of the Power MOSFET Drain voltage variations. When the transformer is fully demagnetized, the Drain voltage evolution from the plateau level down to the  $V_{IN}$  asymptote is governed by the resonating energy transfer between the  $L_P$  transformer inductor and the global capacitance present on the Drain. These voltage oscillations create current oscillation in the parasitic capacitor across the switching MOSFET (modelized by the Crss capacitance between Gate and Drain): a negative current (flowing out of DRV pin) takes place during the decreasing part of the Drain oscillation, and a positive current (entering into the DRV pin) during the increasing part.

The Drain valley corresponds to the inversion of the current (i.e., the zero crossing): by detecting this point, we always ensure a true valley turn-on.




Figure 6. Soxyless Concept

The current in the Power MOSFET gate is:

Igate = Vringing/Zc (with Zc the capacitance impedance) so

Igate = Vringing •  $(2 • \pi • \text{Fres} • \text{Crss})$ 

The magnitude of this gate current depends on the MOSFET, the resonating frequency and the voltage swing present on the Drain at the end of the plateau voltage.

The dead time  $T_{\mbox{SWING}}$  is given by the equation:

Tswing = 
$$0.5/\text{Fres} = \pi * \sqrt{\text{Lp} * \text{Cdrain}}$$
 (eq. 1)

(where  $L_P$  is the primary transformer inductance and  $C_{DRAIN}$  the total capacitance present on the MOSFET

Drain. This capacitance includes the snubber capacitor if any, the transformer windings stray capacitance plus the parasitic MOSFET capacitances  $C_{OSS}$  and  $C_{RSS}$ ).

#### Internal Feedback Circuitry

To simplify the implementation of a primary regulation, it is necessary to inject a current into the FB pin (instead of sourcing it out). But to have a precise primary regulation, the voltage present on FB pin must be regulated. Figure 8 gives the FB pin internal implementation: the circuitry combines the functions of a current to voltage converter and a voltage regulator.




Figure 7. Internal Implementation of FB Pin

The input information is the current injected in FB pin by the feedback loop. The range of current is from 40  $\mu$ A for overload detection to 220  $\mu$ A corresponding to V<sub>CSrippleIN</sub>. In transients, currents from 0 to more than 400  $\mu$ A may also appear: the circuitry is able to sustain them.

To regulate the FB pin voltage, the operational amplifier needs to have a high gain and a wide bandwidth. But the feedback information used internally needs to be filtered, because we don't want the controller to be sensitive to the switching noise. For this purpose, a 20 kHz filter is added after the shunt regulator, and any reading of the feedback signal (for ripple mode, fault detection, or setpoint elaboration) is done after.

#### Soft Burst Mode (Protection Mode)

The NCP1337 features a fault timer to detect an overload completely independently of the  $V_{CC}$  voltage. As soon as the feedback loop asks for the maximum power, a fault is detected, and an internal timer is started. When the fault disappears the timer is reset, but if the timer reaches 80 ms, the protection mode is activated.

Once this protection is toggled, output pulses are stopped and DSS is deactivated (HV current source turn-on threshold changes from VCC<sub>MIN</sub> to VCC<sub>LATCH</sub>). V<sub>CC</sub> slowly decreases (the current consumption is ICC3), and the HV current source is switched ON when V<sub>CC</sub> reaches VCC<sub>LATCH</sub>. As a result V<sub>CC</sub> increases until VCC<sub>ON</sub>, but the controller does not start as the output is still forced low. V<sub>CC</sub> decreases again down to VCC<sub>LATCH</sub>, and a new start-up cycle occurs. On the second attempt, the output is released, and NCP1337 effectively starts, with the soft-start activated. Figure 4 illustrates this behavior.

#### **Safety Features**

The NCP1337 includes several safety features to help the power supply designer to build a rugged design:

- OVP (Overvoltage on V<sub>CC</sub>): Activated when voltage on pin V<sub>CC</sub> is higher than 18.6 V
- Brown-Out (Undervoltage lockout on bulk voltage): Activated when voltage on pin BO is below 500 mV
- Disable (Comparator activated by an external signal): Activated when the voltage on BO pin is higher than 3.0 V but below 5.0 V
- TSD (Temperature shutdown): Typically activated when the die temperature is above 150°C, released at 120°C

All these events have the same consequence for the controller: the DRV pulses are stopped. When the condition disappears, the controller restarts with the soft-start activated. However, as the fault timer is still active, it can time out while the switching is stopped. As a result the controller will go into protection mode, and won't restart instantaneously.

• Permanent Latch (Comparator activated by an external signal): Activated when the voltage on BO pin is above 5.0 V

When this comparator is activated, the DRV pulses are stopped, and the DSS is deactivated (only the start–up current source is turned on each time  $V_{CC}$  reaches VCC<sub>LATCH</sub>, maintaining  $V_{CC}$  between 5.0 V and 12 V): the controller stays in this position until the  $V_{CC}$  voltage is decreased below 4.0 V, i.e., when the power supply is unplugged from the mains (in normal operation, as soon as a voltage is present on the HV pin,  $V_{CC}$  is always kept above 5.0 V).

#### Soft-Skip Mode

The soft ripple mode is a skip mode with a large hysteresis on the skip comparator in order to ensure a noise-free and high-efficiency operation in low-load conditions (standby). When internal setpoint is reaching  $V_{CSrippleIN} = 100 \text{ mV}$  (corresponding to 20% of the maximum setpoint), the output pulses are stopped. Then FB loop asks for more power and internal setpoint is increasing: when it reaches  $V_{CSrippleOUT} = 130 \text{ mV}$  (corresponding to 25% of the maximum setpoint), the output starts switching again. Soft-Skip is activated in each activity following a stop period. See Figure 5 for detailed timing diagram.

#### **HV Current Source**

NCP1337 features a DSS, to allow operation without any auxiliary voltage. But to protect the die in case of short–circuit on  $V_{CC}$  pin, the current delivered by the HV current source is lowered when  $V_{CC}$  voltage is below 1.5 V.

In the case the current consumed on the DRV pin is higher than the DSS capability (high Qg MOSFET or failure), the HV current source is switched ON when  $V_{CC}$  reaches  $VCC_{MIN}$ , but the voltage on  $V_{CC}$  pin keep on decreasing. If there is no UVLO threshold to stop the DRV pulses, the gate voltage will become too low and the risk is high to destroy the MOSFET. NCP1337 features an additional comparator, which threshold is 9.0 V: when  $V_{CC}$  reaches this level whereas the HV current source is ON, DRV pulses are stopped and the protection mode is activated.

The maximum dV/dt that can be applied to the V<sub>CC</sub> pin is 9.0 V/ms. The supply capacitor is selected to ensure the maximum dV/dt is not exceeded.

#### Brown-Out

The brown-out protection comparator has a fixed reference of 500 mV. When the comparator is activated (i.e., when the input voltage  $V_{IN}$  is above the starting level), a 10  $\mu$ A internal current source is activated and creates an offset across the bottom resistor of the external resistor divider. It gives the minimum hysteresis of the brown-out protection. By adding a series resistor between the divider and the BO pin, it is possible to adjust (increase) the hysteresis.

The BO pin also features two additional comparators: the first one (that toggles at 3.0 V) stops the DRV pulses, whereas the second one (that toggles at 5.0 V) permanently

latches off the controller (the  $V_{CC}$  should be forced below 4.0 V to release the latch).

Figure 8 gives the internal implementation of the BO pin.






Figure 8. Internal Implementation of BO Pin


#### PACKAGE DIMENSIONS


SOIC-7 **D SUFFIX** CASE 751U-01 **ISSUE C** 





PDIP-7 **P SUFFIX** CASE 626B-01 **ISSUE A** 





NOTES:

- NOTES:
   DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
   CONTROLLING DIMENSION: MILLIMETER.
   DIMENSION A AND B ARE DATUMS AND T IS A DATUM SURFACE.
   DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
   MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

	MILLIMETERS		INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27	7 BSC	0.050 BSC		
Н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
K	0.40	1.27	0.016	0.050	
М	0 °	8 °	0 °	8 °	
Ν	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

NOTES:

- NOTES:
   DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
   DIMENSIONS IN MILLIMETERS.
   DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
   PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS).
   DIMENSIONS A AND B ARE DATUMS.

	MILLIMETERS			
DIM	MIN MAX			
Α	9.40	10.16		
В	6.10	6.60		
С	3.94	4.45		
D	0.38	0.51		
F	1.02	1.78		
G	2.54 BSC			
Н	0.76	1.27		
J	0.20	0.30		
Κ	2.92	3.43		
L	7.62 BSC			
Μ		10 °		
Ν	0.76	1.01		