# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp. 

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency \& optical devices and power devices.

Renesas Technology Corp. Customer Support Dept.
April 1, 2003

## Description

The M16C/62A group of single-chip microcomputers are built using the high-performance silicon gate CMOS process using a M16C/60 Series CPU core and are packaged in a 100-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, they are capable of executing instructions at high speed. They also feature a built-in multiplier and DMAC, making them ideal for controlling office, communications, industrial equipment, and other high-speed processing applications.
The M16C/62A group includes a wide range of products with different internal memory types and sizes and various package types.

## Features

- Memory capacity $\ldots$................................ ROM (See Figure 1.1.4. ROM Expansion)

RAM 3 K to 20 K bytes

## Applications

Audio, cameras, office equipment, communications equipment, portable equipment
Central Processing Unit (CPU) ..... 11
Reset ..... 14
Processor Mode ..... 21
Clock Generating Circuit ..... 35
Protection ..... 44
Interrupts ..... 45
Watchdog Timer ..... 65
DMAC ..... 67

Timer
77
Serial I/O ..... 107
A-D Converter ..... 148
D-A Converter ..... 158
CRC Calculation Circuit ..... 160
Programmable I/O Ports ..... 162
Electrical characteristic ..... 173
Flash memory version ..... 216

## Pin Configuration

Figures 1.1.1 and 1.1.2 show the pin configurations (top view).


Figure 1.1.1. Pin configuration (top view)

## PIN CONFIGURATION (top view)



Note: P70 and P71 are N channel open-drain output pin.

Figure 1.1.2. Pin configuration (top view)

## Block Diagram

Figure 1.1.3 is a block diagram of the M16C/62A group.


Note 1: ROM size depends on MCU type.
Note 2: RAM size depends on MCU tvpe.

Figure 1.1.3. Block diagram of M16C/62A group

## Performance Outline

Table 1.1.1 is a performance outline of M16C/62A group.
Table 1.1.1. Performance outline of M16C/62A group

| Item |  | Performance |
| :---: | :---: | :---: |
| Number of basic instructions |  | 91 instructions |
| Shortest instruction execution time |  | $\begin{aligned} & \text { 62.5ns }(f(\mathrm{XIN})=16 \mathrm{MHz}, \mathrm{VcC}=5 \mathrm{~V}) \\ & 100 \mathrm{~ns}(f(\mathrm{XIN})=10 \mathrm{MHz}, \mathrm{Vcc}=3 \mathrm{~V} \text {, with software one-wait) } \end{aligned}$ : Mask ROM, flash memory 5V version |
| Memory capacity | ROM | (See the figure 1.1.4. ROM Expansion) |
|  | RAM | 3 K to 20K bytes |
| I/O port | P0 to P10 (except P85) | 8 bits $\times 10,7$ bits $\times 1$ |
| Input port | P85 | 1 bit $\times 1$ |
| Multifunction timer | TA0, TA1, TA2, TA3, TA4 | 16 bits $\times 5$ |
|  | TB0, TB1, TB2, TB3, TB4, TB5 | 16 bits $\times 6$ |
| Serial I/O | UART0, UART1, UART2 | (UART or clock synchronous) $\times 3$ |
|  | SI/O3, SI/O4 | (Clock synchronous) $\times 2$ |
| A-D converter |  | 10 bits $\times(8+2)$ channels |
| D-A converter |  | 8 bits $\times 2$ |
| DMAC |  | 2 channels (trigger: 24 sources) |
| CRC calculation circuit |  | CRC-CCITT |
| Watchdog timer |  | 15 bits $\times 1$ (with prescaler) |
| Interrupt |  | 25 internal and 8 external sources, 4 software sources, 7 levels |
| Clock generating circuit |  | 2 built-in clock generation circuits (built-in feedback resistor, and external ceramic or quartz oscillator) |
| Supply voltage |  | 4.2 V to 5.5 V ( $\mathrm{f}(\mathrm{XIN})=16 \mathrm{MHz}$, without software wait) <br> : Mask ROM, flash memory 5 V version <br> 2.7 V to 5.5 V ( $\mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}$ with software one-wait) <br> : Mask ROM, flash memory 5 V version |
| Power consumption |  | 25.5 mW (f(XIN) $=10 \mathrm{MHz}$, Vcc=3V with software one-wait) |
| $\mathrm{I} / \mathrm{O}$ <br> characteristics | I/O withstand voltage | 5 V |
|  | Output current | 5 mA |
| Memory expansion |  | Available (to a maximum of 1M bytes) |
| Device configuration |  | CMOS high performance silicon gate |
| Package |  | 100-pin plastic mold QFP |

Mitsubishi plans to release the following products in the M16C/62A group:
(1) Support for mask ROM version, external ROM version, and flash memory version
(2) ROM capacity
(3) Package

100P6S-A : Plastic molded QFP (mask ROM, and flash memory versions)
100P6Q-A : Plastic molded QFP(mask ROM, and flash memory versions)


Figure 1.1.4. ROM expansion

The M16C/62A group products currently supported are listed in Table 1.1.2.
Table 1.1.2. M16C/62A group
March. 2001

| Type No. | ROM capacity | RAM capacity | Package type | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| M30622M4A-XXXFP | 32K byte | 3K byte | 100P6S-A | Mask ROM version |
| M30622M4A-XXXGP |  |  | 100P6Q-A |  |
| M30620M8A-XXXFP | 64K byte | 10K byte | 100P6S-A |  |
| M30620M8A-XXXGP |  |  | 100P6Q-A |  |
| M30622M8A-XXXFP |  | 4K byte | 100P6S-A |  |
| M30622M8A-XXXGP |  |  | 100P6Q-A |  |
| M30620MAA-XXXFP | 96K byte | 10K byte | 100P6S-A |  |
| M30620MAA-XXXGP |  |  | 100P6Q-A |  |
| M30622MAA-XXXFP |  | 5K byte | 100P6S-A |  |
| M30622MAA-XXXGP |  |  | 100P6Q-A |  |
| M30620MCA-XXXFP | 128K byte | 10K byte | 100P6S-A |  |
| M30620MCA-XXXGP |  |  | 100P6Q-A |  |
| M30622MCA-XXXFP |  | 5K byte | 100P6S-A |  |
| M30622MCA-XXXGP |  |  | 100P6Q-A |  |
| M30624MGA-XXXFP | 256K byte | 20K byte | 100P6S-A |  |
| M30624MGA-XXXGP |  |  | 100P6Q-A |  |
| M30620FCAFP | 128K byte | 10K byte | 100P6S-A | Flash memory <br> 5V version |
| M30620FCAGP |  |  | 100P6Q-A |  |
| M30624FGAFP | 256K byte | 20K byte | 100P6S-A |  |
| M30624FGAGP |  |  | 100P6Q-A |  |
| M30620SAFP |  | 10K byte | 100P6S-A | External ROM version |
| M30620SAGP |  |  | 100P6Q-A |  |
| M30622SAFP |  | 3K byte | 100P6S-A |  |
| M30622SAGP |  |  | 100P6Q-A |  |

Type No. M30622 M 8 A- XXX FP
Package type:
FP : Package 100P6S-A
GP : 100P6Q-A

ROM No.
Omitted for flash memory version

ROM capacity:
4: 32K bytes
8: 64K bytes
A : 96K bytes
C : 128K bytes
G: 256K bytes

Memory type:
M : Mask ROM version
$S$ : External ROM version
$F$ : Flash memory version

Shows RAM capacity, pin count, etc
(The value itself has no specific meaning)
M16C/62 Group
M16C Family

Figure 1.1.5. Type No., memory size, and package

## Pin Description

| Pin name | Signal name | I/O type | Function |
| :---: | :---: | :---: | :---: |
| Vcc, Vss | Power supply input |  | Supply 2.7V to 5.5 V to the Vcc pin. Supply 0 V to the V Ss pin. |
| CNVss | CNVss | Input | This pin switches between processor modes. Connect this pin to the Vss pin when after a reset you want to start operation in single-chip mode (memory expansion mode) or the Vcc pin when starting operation in microprocessor mode. |
| RESET | Reset input | Input | A "L" on this input resets the microcomputer. |
| XIN <br> XOUT | Clock input <br> Clock output | Input <br> Output | These pins are provided for the main clock generating circuit.Connect a ceramic resonator or crystal between the XIN and the Xout pins. To use an externally derived clock, input it to the XIN pin and leave the Xout pin open. |
| BYTE | External data bus width select input | Input | This pin selects the width of an external data bus. A 16-bit width is selected when this input is " $L$ "; an 8-bit width is selected when this input is "H". This input must be fixed to either "H" or "L". Connect this pin to the Vss pin when not using external data bus. |
| AVcc | Analog power supply input |  | This pin is a power supply input for the A-D converter. Connect this pin to Vcc. |
| AVss | Analog power supply input |  | This pin is a power supply input for the A-D converter. Connect this pin to Vss. |
| VREF | Reference voltage input | Input | This pin is a reference voltage input for the A-D converter. |
| P 00 to P 07 | I/O port P0 | Input/output | This is an 8-bit CMOS I/O port. It has an input/output port direction register that allows the user to set each pin for input or output individually. When used for input in single-chip mode, the port can be set to have or not have a pull-up resistor in units of four bits by software. In memory expansion and microprocessor modes, selection of the internal pull-resistor is not available. |
| Do to D7 |  | Input/output | When set as a separate bus, these pins input and output data (D0-D7). |
| P10 to P17 | I/O port P1 | Input/output | This is an 8-bit I/O port equivalent to P0. P15 to P17 also function as external interrupt pins as selected by software. |
| D8 to D15 |  | Input/output | When set as a separate bus, these pins input and output data (D8-D15). |
| P 20 to P27 | I/O port P2 | Input/output | This is an 8-bit I/O port equivalent to P 0 . |
| A0 to A 7 |  | Output | These pins output 8 low-order address bits ( $\mathrm{A}_{0}-\mathrm{A}_{7}$ ). |
| $\begin{aligned} & \text { Ao/Do to } \\ & \text { A7/D7 } \end{aligned}$ |  | Input/output | If the external bus is set as an 8 -bit wide multiplexed bus, these pins input and output data (D0-D7) and output 8 low-order address bits (A0-A7) separated in time by multiplexing. |
| $\begin{aligned} & \text { Ao } \\ & \text { A1/D0 } \\ & \text { to A7/D6 } \end{aligned}$ |  | Output Input/output | If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (D0-D6) and output address (A1-A7) separated in time by multiplexing. They also output address (A0). |
| P30 to P37 | I/O port P3 | Input/output | This is an 8-bit l/O port equivalent to P0. |
| A8 to A15 |  | Output | These pins output 8 middle-order address bits (A8-A15). |
| A8/D7, A9 to A15 |  | Input/output Output | If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (D7) and output address (A8) separated in time by multiplexing. They also output address (A9-A15). |
| P40 to P47 | I/O port P4 | Input/output | This is an 8-bit I/O port equivalent to P0. |
| A16 to A19, $\overline{\mathrm{CS}}$ to $\overline{\mathrm{CS} 3}$ |  | Output <br> Output | These pins output $\mathrm{A} 16-\mathrm{A} 19$ and $\overline{\mathrm{CS}}-\overline{\mathrm{CS}} 3$ signals. $\mathrm{A} 16-\mathrm{A} 19$ are 4 highorder address bits. $\overline{\mathrm{CS}} 0-\overline{-} \mathrm{CS} 3$ are chip select signals used to specify an access space. |

## Pin Description

| Pin name | Signal name | I/O type | Function |
| :---: | :---: | :---: | :---: |
| P50 to P57 | I/O port P5 | Input/output | This is an 8-bit I/O port equivalent to P0. In single-chip mode, P57 in this port outputs a divide-by-8 or divide-by-32 clock of XIN or a clock of the same frequency as XCIN as selected by software. |
| $\begin{aligned} & \overline{\mathrm{WRL}} / \overline{\mathrm{WR}}, \\ & \overline{\mathrm{WRH}} / \overline{\mathrm{BHE}}, \\ & \overline{\mathrm{RD},} \\ & \mathrm{BCLK}, \\ & \hline \mathrm{HLDA}, \\ & \mathrm{HOLD}, \\ & \frac{\mathrm{ALE},}{\mathrm{RDY}} \end{aligned}$ |  | Output <br> Output <br> Output <br> Output <br> Output Input <br> Output Input | Output $\overline{W R L}, \overline{W R H}(\overline{W R}$ and $\overline{B H E}), \overline{R D}, B C L K, \overline{H L D A}$, and ALE signals. WRL and WRH, and BHE and WR can be switched using software control. <br> $\overline{\text { WRL, }}$, WRH, and RD selected <br> With a 16-bit external data bus, data is written to even addresses when the WRL signal is "L" and to the odd addresses when the WRH signal is " $L$ ". Data is read when RD is " $L$ ". <br> - WR, BHE, and RD selected <br> Data is written when $W R$ is " $L$ ". Data is read when $\overline{R D}$ is " $L$ ". Odd addresses are accessed when BHE is "L". Use this mode when using an 8-bit external data bus. <br> While the input level at the HOLD pin is " $L$ ", the microcomputer is placed in the hold state. While in the hold state, HLDA outputs a "L" level. ALE is used to latch the address. While the input level of the RDY pin is "L", the microcomputer is in the ready state. |
| P60 to P67 | I/O port P6 | Input/output | This is an 8-bit I/O port equivalent to P0. When used for input in singlechip, memory expansion, and microprocessor modes, the port can be set to have or not have a pull-up resistor in units of four bits by software. Pins in this port also function as UART0 and UART1 I/O pins as selected by software. |
| P70 to P77 | I/O port P7 | Input/output | This is an 8-bit I/O port equivalent to P6 (P70 and P71 are N channel open-drain output). Pins in this port also function as timer $\mathrm{A} 0-\mathrm{A} 3$, timer B5 or UART2 I/O pins as selected by software. |
| P80 to P84, P86, <br> P87, <br> P85 | I/O port P8 <br> I/O port P85 | Input/output Input/output Input/output Input | P80 to P84, P86, and P87 are I/O ports with the same functions as P6. Using software, they can be made to function as the I/O pins for timer A4 and the input pins for external interrupts. P86 and P87 can be set using software to function as the I/O pins for a sub clock generation circuit. In this case, connect a quartz oscillator between P86 (Xcout pin) and P87 (XCIN pin). P85 is an input-only port that also functions for NMI. The $\overline{\mathrm{NMI}}$ interrupt is generated when the input at this pin changes from "H" to " L ". The $\overline{\mathrm{NMI}}$ function cannot be cancelled using software. The pull-up cannot be set for this pin. |
| P90 to P97 | I/O port P9 | Input/output | This is an 8-bit I/O port equivalent to P 6 . Pins in this port also function as SI/O3, 4 I/O pins, Timer B0-B4 input pins, D-A converter output pins, A-D converter extended input pins, or A-D trigger input pins as selected by software. |
| P100 to P107 | I/O port P10 | Input/output | This is an 8-bit I/O port equivalent to P6. Pins in this port also function as A-D converter input pins as selected by software. Furthermore, P104 -P107 also function as input pins for the key input interrupt function. |

## Operation of Functional Blocks

The M16C/62A group accommodates certain units in a single chip. These units include ROM and RAM to store instructions and data and the central processing unit (CPU) to execute arithmetic/logic operations. Also included are peripheral units such as timers, serial I/O, D-A converter, DMAC, CRC calculation circuit, A-D converter, and I/O ports. The following explains each unit.

## Memory

Figure 1.3 .1 is a memory map of the $\mathrm{M} 16 \mathrm{C} / 62 \mathrm{~A}$ group. The address space extends the 1 M bytes from address 0000016 to FFFFF16. From FFFFF16 down is ROM. For example, in the M30622MCA-XXXFP, there is 128 K bytes of internal ROM from E000016 to FFFFF16. The vector table for fixed interrupts such as the reset and $\overline{\mathrm{NMI}}$ are mapped to FFFDC16 to FFFFF16. The starting address of the interrupt routine is stored here. The address of the vector table for timer interrupts, etc., can be set as desired using the internal register (INTB). See the section on interrupts for details.
From 0040016 up is RAM. For example, in the M30622MCA-XXXFP, 5K bytes of internal RAM is mapped to the space from 0040016 to 017FF16. In addition to storing data, the RAM also stores the stack used when calling subroutines and when interrupts are generated.
The SFR area is mapped to 0000016 to 003FF16. This area accommodates the control registers for peripheral devices such as I/O ports, A-D converter, serial I/O, and timers, etc. Figures 1.6.1 to 1.6.3 are location of peripheral unit control registers. Any part of the SFR area that is not occupied is reserved and cannot be used for other purposes.
The special page vector table is mapped to FFE0016 to FFFDB16. If the starting addresses of subroutines or the destination addresses of jumps are stored here, subroutine call instructions and jump instructions can be used as 2-byte instructions, reducing the number of program steps.
In memory expansion mode and microprocessor mode, a part of the spaces are reserved and cannot be used. For example, in the M30622MCA-XXXFP, the following spaces cannot be used.

- The space between 0180016 and 03FFF16 (Memory expansion and microprocessor modes)
- The space between D000016 and DFFFF16 (Memory expansion mode)


Figure 1.3.1. Memory map

## Central Processing Unit (CPU)

The CPU has a total of 13 registers shown in Figure 1.4.1. Seven of these registers (R0, R1, R2, R3, A0, A1, and FB) come in two sets; therefore, these have two register banks.


Note: These registers consist of two register banks.

Figure 1.4.1. Central processing unit register

## (1) Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)

Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer and arithmetic/logic operations.
Registers R0 and R1 each can be used as separate 8-bit data registers, high-order bits as ( $\mathrm{R} 0 \mathrm{H} / \mathrm{R} 1 \mathrm{H}$ ), and low-order bits as (R0L/R1L). In some instructions, registers R2 and R0, as well as R3 and R1 can use as 32-bit data registers (R2R0/R3R1).

## (2) Address registers (A0 and A1)

Address registers (A0 and A 1 ) are configured with 16 bits, and have functions equivalent to those of data registers. These registers can also be used for address register indirect addressing and address register relative addressing.
In some instructions, registers A1 and A0 can be combined for use as a 32 -bit address register (A1A0).

## (3) Frame base register (FB)

Frame base register (FB) is configured with 16 bits, and is used for FB relative addressing.

## (4) Program counter (PC)

Program counter (PC) is configured with 20 bits, indicating the address of an instruction to be executed.
(5) Interrupt table register (INTB)

Interrupt table register (INTB) is configured with 20 bits, indicating the start address of an interrupt vector table.

## (6) Stack pointer (USP/ISP)

Stack pointer comes in two types: user stack pointer (USP) and interrupt stack pointer (ISP), each configured with 16 bits.
Your desired type of stack pointer (USP or ISP) can be selected by a stack pointer select flag (U flag). This flag is located at the position of bit 7 in the flag register (FLG).

## (7) Static base register (SB)

Static base register (SB) is configured with 16 bits, and is used for SB relative addressing.

## (8) Flag register (FLG)

Flag register (FLG) is configured with 11 bits, each bit is used as a flag. Figure 1.4.2 shows the flag register (FLG). The following explains the function of each flag:

- Bit 0: Carry flag (C flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

- Bit 1: Debug flag (D flag)

This flag enables a single-step interrupt.
When this flag is " 1 ", a single-step interrupt is generated after instruction execution. This flag is cleared to " 0 " when the interrupt is acknowledged.

- Bit 2: Zero flag (Z flag)

This flag is set to " 1 " when an arithmetic operation resulted in 0 ; otherwise, cleared to " 0 ".

- Bit 3: Sign flag (S flag)

This flag is set to " 1 " when an arithmetic operation resulted in a negative value; otherwise, cleared to " 0 ".

- Bit 4: Register bank select flag (B flag)

This flag chooses a register bank. Register bank 0 is selected when this flag is " 0 "; register bank 1 is selected when this flag is " 1 ".

- Bit 5: Overflow flag ( $\mathbf{O}$ flag)

This flag is set to " 1 " when an arithmetic operation resulted in overflow; otherwise, cleared to " 0 ".

## - Bit 6: Interrupt enable flag (I flag)

This flag enables a maskable interrupt.
An interrupt is disabled when this flag is " 0 ", and is enabled when this flag is " 1 ". This flag is cleared to " 0 " when the interrupt is acknowledged.

## - Bit 7: Stack pointer select flag (U flag)

Interrupt stack pointer (ISP) is selected when this flag is " 0 " ; user stack pointer (USP) is selected when this flag is " 1 ".
This flag is cleared to " 0 " when a hardware interrupt is acknowledged or an INT instruction of software interrupt Nos. 0 to 31 is executed.

- Bits 8 to 11: Reserved area
- Bits 12 to 14: Processor interrupt priority level (IPL)

Processor interrupt priority level (IPL) is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.
If a requested interrupt has priority greater than the processor interrupt priority level (IPL), the interrupt is enabled.

- Bit 15: Reserved area

The C, Z, S, and O flags are changed when instructions are executed. See the software manual for details.


Figure 1.4.2. Flag register (FLG)

## Reset

There are two kinds of resets; hardware and software. In both cases, operation is the same after the reset. (See "Software Reset" for details of software resets.) This section explains on hardware resets.
When the supply voltage is in the range where operation is guaranteed, a reset is effected by holding the reset pin level "L" (0.2Vcc max.) for at least 20 cycles. When the reset pin level is then returned to the "H" level while main clock is stable, the reset status is cancelled and program execution resumes from the address in the reset vector table.
Figure 1.5 .1 shows the example reset circuit. Figure 1.5 .2 shows the reset sequence.


Figure 1.5.1. Example reset circuit


Figure 1.5.2. Reset sequence

Table 1.5.1 shows the statuses of the other pins while the RESET pin level is "L". Figures 1.5.3 and 1.5.4 show the internal status of the microcomputer immediately after the reset is cancelled.

Table 1.5.1. Pin status when RESET pin level is " $L$ "

| Pin name | Status |  |  |
| :---: | :---: | :---: | :---: |
|  | CNVss = Vss | CNVss $=$ Vcc |  |
|  |  | BYTE = Vss | BYTE $=\mathrm{Vcc}$ |
| P0 | Input port (floating) | Data input (floating) | Data input (floating) |
| P1 | Input port (floating) | Data input (floating) | Input port (floating) |
| P2, P3, P40 to P43 | Input port (floating) | Address output (undefined) | Address output (undefined) |
| P44 | Input port (floating) | $\overline{\mathrm{CSO}}$ output ("H" level is output) | $\overline{\mathrm{CSO}}$ output ("H" level is output) |
| P45 to P47 | Input port (floating) | Input port (floating) (pull-up resistor is on) | Input port (floating) (pull-up resistor is on) |
| P50 | Input port (floating) | $\overline{\text { WR output ("H" level is output) }}$ | $\overline{\text { WR }}$ output ("H" level is output) |
| P51 | Input port (floating) | $\overline{\mathrm{BHE}}$ output (undefined) | $\overline{\mathrm{BHE}}$ output (undefined) |
| P52 | Input port (floating) | $\overline{\mathrm{RD}}$ output (" H " level is output) | $\overline{\mathrm{RD}}$ output ("H" level is output) |
| P53 | Input port (floating) | BCLK output | BCLK output |
| P54 | Input port (floating) | HLDA output (The output value depends on the input to the HOLD pin) | HLDA output (The output value depends on the input to the HOLD pin) |
| P55 | Input port (floating) | HOLD input (floating) | HOLD input (floating) |
| P56 | Input port (floating) | ALE output ("L" level is output) | ALE output ("L" level is output) |
| P57 | Input port (floating) | $\overline{\mathrm{RDY}}$ input (floating) | $\overline{\mathrm{RDY}}$ input (floating) |
| P6, P7, P80 to P84, P86, P87, P9, P10 | Input port (floating) | Input port (floating) | Input port (floating) |

(1) Processor mode register 0 (Note 1)
(2) Processor mode register 1
(3) System clock control register 0
(4) System clock control register 1
(5) Chip select control register
(6) Address match interrupt enable register
(7) Protect register
(8) Watchdog timer control register
(9) Address match interrupt register 0
(10) Address match interrupt register 1
(11)DMAO control register
(12) DMA1 control register
(13) INT3 interrupt control register
(14) Timer B5 interrupt control register
(15) Timer B4 interrupt control register
(16)Timer B3 interrupt control register
(17) SI/O4 interrupt control register
(18) SI/O3 interrupt control register
(19) Bus collision detection interrupt control register
(20) DMA0 interrupt control register
(21) DMA1 interrupt control register
(22) Key input interrupt control register
(23) A-D conversion interrupt control register
(24) UART2 transmit interrupt control register
(25) UART2 receive interrupt control register
(26)UART0 transmit interrupt control register
(27) UARTO receive interrupt control register
(28)UART1 transmit interrupt control register

|  |  |
| :---: | :---: |
| (000566)..- 0000010 D |  |
| (000666) $\cdots$. 01110 OH 1100010 |  |
| (000766). 0 [011101000 |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
| 10 |  |
|  |  |
|  |  |
| (0076) 6 ) |  |
|  |  |
|  |  |
| (004416) - - W\010??0101 |  |
| 100 |  |
| 1004 |  |
| W |  |
|  |  |
| प 4010 ? 10000 |  |
|  |  |
| Wh\? 0 |  |
|  |  |
|  |  |
|  |  |
|  |  |
| - $\mathrm{BN} \times$ |  |
|  |  |
|  |  |
|  |  |

(29) UART1 receive interrupt control register
(30) Timer A0 interrupt control register
(31) Timer A1 interrupt control register
(32) Timer A2 interrupt control register
(33) Timer A3 interrupt control register
(34) Timer A4 interrupt control register
(35) Timer B0 interrupt control register
(36) Timer B1 interrupt control register
(37) Timer B2 interrupt control register
(38) INT0 interrupt control register
(39) INT1 interrupt control register (40) INT2 interrupt control register
(41) Timer B3,4,5 count start flag
(42) Three-phase PWM control register 0
(43) Three-phase PWM control register 1
(44) Three-phase output buffer register 0
(45) Three-phase output buffer register 1
(46) Timer B3 mode register
(47) Timer B4 mode register
(48) Timer B5 mode register
(49) Interrupt cause select register
(50) SI/O3 control register
(51) SI/O4 control register
(52) UART2 special mode register 3 (Note 2)
(53) UART2 special mode register 2
(54) UART2 special mode register
(55) UART2 transmit/receive mode register
(56) UART2 transmit/receive control register 0
(57)UART2 transmit/receive control register $\left.1 \begin{array}{ll|l|l|l|l|l|l|l|} & (037 \mathrm{D} 16) \cdots & 0 & 0 & 0 & 0 & 0 & 0 & 1\end{array}\right)$
$x$ : Nothing is mapped to this bit
?: Undefined
The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set.
Note 1: When the Vcc level is applied to the CNVSs pin, it is 0316 at a reset.
Note 2: "0016" is read out when set bit 7 (SDDS) of the UART2 special mode register ( address 037716) to " 1 ".

Figure 1.5.3. Device's internal status after a reset is cleared
(58) Count start flag
(59) Clock prescaler reset flag
(60) One-shot start flag
(61) Trigger select flag
(62) Up-down flag
(63) Timer A0 mode register
(64) Timer A1 mode register
(65) Timer A2 mode register
(66) Timer A3 mode register
(67) Timer A4 mode register
(68) Timer B0 mode register
(69) Timer B1 mode register
(70) Timer B2 mode register
(71) UART0 transmit/receive mode register
(72) UART0 transmit/receive control register 0
(73) UARTO transmit/receive control register 1
(74) UART1 transmit/receive mode register (75) UART1 transmit/receive control register 0 (76) UART1 transmit/receive control register 1 (77) UART transmit/receive control register 2 (78) Flash memory control register 1 (Note2) (79) Flash memory control register 0 (Note2) (80) DMA0 cause select register (81) DMA1 cause select registe (82) A-D control register 2 (83) A-D control register 0


The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set.

Note1: When the Vcc level is applied to the CNVsS pin, it is 0216 at a reset
Note2: This register is only exist in flash memory version

Figure 1.5.4. Device's internal status after a reset is cleared


Note 1: Locations in the SFR area where nothing is allocated are reserved areas. Do not access these areas for read or write.

Figure 1.6.1. Location of peripheral unit control registers (1)

| 034016 | Timer B3, 4, 5 count start flag (TBSR) |
| :---: | :---: |
| 034116 |  |
| 034216 | Timer A1-1 register (TA11) |
| 034316 |  |
| $\begin{aligned} & 034416 \\ & 034516 \end{aligned}$ | Timer A2-1 register (TA21) |
| 034616 034716 | Timer A4-1 register (TA41) |
| 034816 | Three-phase PWM control register 0(INVC0) |
| 034916 | Three-phase PWM control register 1(INVC1) |
| $034 A_{16}$ | Three-phase output buffer register 0(IDB0) |
| 034B16 | Three-phase output buffer register 1(IDB1) |
| 034C16 | Dead time timer(DTT) |
| 034D16 | Timer B2 interrupt occurrence frequency set counter(ICTB2) |
| 034E16 |  |
| 034F16 |  |
| 035016 035116 | Timer B3 register (TB3) |
| 035216 | Timer B4 register (TB4) |
| 035316 |  |
| 035416 035516 | Timer B5 register (TB5) |
| 035616 |  |
| 035716 |  |
| 035816 |  |
| 035916 |  |
| 035A16 |  |
| 035B16 | Timer B3 mode register (TB3MR) |
| ${ }^{035} \mathrm{C}_{16}$ | Timer B4 mode register (TB4MR) |
| 035D16 | Timer B5 mode register (TB5MR) |
| 035E16 |  |
| 035F16 | Interrupt cause select register (IFSR) |
| 036016 | SI/O3 transmit/receive register (S3TRR) |
| 036116 |  |
| 036216 | SI/O3 control register (S3C) |
| 036316 | SI/O3 bit rate generator (S3BRG) |
| 036416 | SI/O4 transmit/receive register (S4TRR) |
| 036516 |  |
| 036616 | SI/O4 control register (S4C) |
| 036716 | SI/O4 bit rate generator (S4BRG) |
| 036816 |  |
| 036916 |  |
| 036A16 |  |
| 036B16 |  |
| 036 C 16 |  |
| 036D16 |  |
| $036 \mathrm{E}_{16}$ |  |
| 036F16 |  |
| 037016 |  |
| 037116 |  |
| 037216 |  |
| 037316 |  |
| 037416 |  |
| 037516 | UART2 special mode register 3(U2SMR3) |
| 037616 | UART2 special mode register 2(U2SMR2) |
| 037716 | UART2 special mode register (U2SMR) |
| 037816 | UART2 transmit/receive mode register (U2MR) |
| 037916 | UART2 bit rate generator (U2BRG) |
| 037A16 037B16 | UART2 transmit buffer register (U2TB) |
| $037 C_{16}$ | UART2 transmit/receive control register 0 (U2C0) |
| 037D16 | UART2 transmit/receive control register 1 (U2C1) |
| $\begin{aligned} & { }^{037 E_{16}} \\ & 037 \mathrm{~F}_{16} \end{aligned}$ | UART2 receive buffer register (U2RB) |


| 038016 | Count start flag (TABSR) |
| :---: | :---: |
| 038116 | Clock prescaler reset flag (CPSRF) |
| 038216 | One-shot start flag (ONSF) |
| 038316 | Trigger select register (TRGSR) |
| 038416 | Up-down flag (UDF) |
| 038516 |  |
| 038616 | Timer A0 (TA0) |
| 038816 |  |
| 038916 | Timer A1 (TA1) |
| $038 A_{16}$ $038 B_{16}$ | Timer A2 (TA2) |
| ${ }^{038} \mathrm{C}_{16}$ | Timer A3 (TA3) |
| 038D16 |  |
| ${ }_{0}^{038 \mathrm{E}_{16}}$ | Timer A4 (TA4) |
| 039016 | Timer B0 (TB0) |
| 039116 |  |
| 039216 | Timer B1 (TB1) |
| 039416 |  |
| 039516 | Timer B2 (TB2) |
| 039616 | Timer A0 mode register (TA0MR) |
| 039716 | Timer A1 mode register (TA1MR) |
| 039816 | Timer A2 mode register (TA2MR) |
| 039916 | Timer A3 mode register (TA3MR) |
| 039A16 | Timer A4 mode register (TA4MR) |
| 039B16 | Timer B0 mode register (TB0MR) |
| 039C16 | Timer B1 mode register (TB1MR) |
| 039D16 | Timer B2 mode register (TB2MR) |
| 039E16 |  |
| 039F16 |  |
| 03A016 | UART0 transmit/receive mode register (UOMR) |
| 03A116 | UART0 bit rate generator (U0BRG) |
| 03A216 03A316 | UART0 transmit buffer register (UOTB) |
| 03A416 | UART0 transmit/receive control register 0 (U0C0) |
| 03A516 | UART0 transmit/receive control register 1 (U0C1) |
| $03 A 616$ $03 A 716$ | UART0 receive buffer register (U0RB) |
| 03A816 | UART1 transmit/receive mode register (U1MR) |
| 03 A916 | UART1 bit rate generator (U1BRG) |
| $03 A_{16} 6$ $03 A_{16}$ | UART1 transmit buffer register (U1TB) |
| 03AC16 | UART1 transmit/receive control register 0 (U1C0) |
| 03AD16 | UART1 transmit/receive control register 1 (U1C1) |
| 03AE16 | UART1 receive buffer register (U1RB) |
| 03B016 | UART transmit/receive control register 2 (UCON) |
| 03B116 |  |
| 03B216 |  |
| 03в316 |  |
| 03B416 |  |
| 03B516 |  |
| $03 \mathrm{B616}$ | Flash memory control register 1 (FMR1) (Note1) |
| 03B716 | Flash memory control register 0 (FMR0) (Note1) |
| $03 \mathrm{B816}$ | DMA0 request cause select register (DM0SL) |
| 03в916 |  |
| озвА 16 | DMA1 request cause select register (DM1SL) |
| 03BB16 |  |
| ${ }^{03 B C 16}$ | CRC data register (CRCD) |
| 03BE16 | CRC input register (CRCIN) |
| 03BF16 |  |

Note 1: This register is only exist in flash memory version.
Note 2: Locations in the SFR area where nothing is allocated are reserved areas. Do not access these areas for read or write.

Figure 1.6.2. Location of peripheral unit control registers (2)

| $03 \mathrm{CO}_{16}$ $03 \mathrm{C} 116$ | A-D register 0 (AD0) |
| :---: | :---: |
| 03 C 216 03 C 316 | A-D register 1 (AD1) |
| 03 C 416 03 C 516 | A-D register 2 (AD2) |
| 03 C 616 03C716 | A-D register 3 (AD3) |
| $03 \mathrm{C} 816$ $03 \mathrm{C} 916$ | A-D register 4 (AD4) |
| 03CA16 03 CB 16 | A-D register 5 (AD5) |
| 03CC16 03 CD 16 | A-D register 6 (AD6) |
| 03CE16 $03 \mathrm{CF}_{16}$ | A-D register 7 (AD7) |
| 03D016 |  |
| 03 D 116 |  |
| 03D216 |  |
| 03 D 316 |  |
| 03 D 416 | A-D control register 2 (ADCON2) |
| 03 D 516 |  |
| 03 D 616 | A-D control register 0 (ADCON0) |
| 03 D 716 | A-D control register 1 (ADCON1) |
| 03 D 816 | D-A register 0 (DA0) |
| 03 D 916 |  |
| 03DA16 | D-A register 1 (DA1) |
| 03 DB 16 |  |
| 03DC16 | D-A control register (DACON) |
| 03DD16 |  |
| 03DE16 |  |
| 03DF16 |  |
| 03E016 | Port P0 (P0) |
| 03E116 | Port P1 (P1) |
| 03E216 | Port P0 direction register (PDO) |
| 03E316 | Port P1 direction register (PD1) |
| 03E416 | Port P2 (P2) |
| 03 E 16 | Port P3 (P3) |
| 03E616 | Port P2 direction register (PD2) |
| 03 E 16 | Port P3 direction register (PD3) |
| 03 E 16 | Port P4 (P4) |
| 03E916 | Port P5 (P5) |
| 03EA 16 | Port P4 direction register (PD4) |
| 03EB16 | Port P5 direction register (PD5) |
| $03 \mathrm{EC}_{16}$ | Port P6 (P6) |
| 03ED16 | Port P7 (P7) |
| 03EE16 | Port P6 direction register (PD6) |
| 03EF16 | Port P7 direction register (PD7) |
| 03F016 | Port P8 (P8) |
| 03F116 | Port P9 (P9) |
| 03F216 | Port P8 direction register (PD8) |
| 03 F 316 | Port P9 direction register (PD9) |
| 03F416 | Port P10 (P10) |
| 03F516 |  |
| 03F616 | Port P10 direction register (PD10) |
| 03F716 |  |
| $03 F 816$ |  |
| 03F916 |  |
| 03FA16 |  |
| 03 FB 16 |  |
| 03 FC 16 | Pull-up control register 0 (PUR0) |
| 03FD16 | Pull-up control register 1 (PUR1) |
| 03FE16 | Pull-up control register 2 (PUR2) |
| 03FF16 | Port control register (PCR) |

Note : Locations in the SFR area where nothing is allocated are reserved areas. Do not access these areas for read or write.

Figure 1.6.3. Location of peripheral unit control registers (3)

## Software Reset

Writing " 1 " to bit 3 of the processor mode register 0 (address 000416) applies a (software) reset to the microcomputer. A software reset has the same effect as a hardware reset. The contents of internal RAM are preserved.

## Processor Mode

## (1) Types of Processor Mode

One of three processor modes can be selected: single-chip mode, memory expansion mode, and microprocessor mode. The functions of some pins, the memory map, and the access space differ according to the selected processor mode.

## - Single-chip mode

In single-chip mode, only internal memory space (SFR, internal RAM, and internal ROM) can be accessed. However, after the reset has been released and the operation of shifting from the microprocessor mode has started ("H" applied to the CNVss pin), the internal ROM area cannot be accessed even if the CPU shifts to the single-chip mode.
Ports P0 to P10 can be used as programmable I/O ports or as I/O ports for the internal peripheral functions.

## - Memory expansion mode

In memory expansion mode, external memory can be accessed in addition to the internal memory space (SFR, internal RAM, and internal ROM). However, after the reset has been released and the operation of shifting from the microprocessor mode has started ("H" applied to the CNVss pin), the internal ROM area cannot be accessed even if the CPU shifts to the memory expansion mode.
In this mode, some of the pins function as the address bus, the data bus, and as control signals. The number of pins assigned to these functions depends on the bus and register settings. (See "Bus Settings" for details.)

## - Microprocessor mode

In microprocessor mode, the SFR, internal RAM, and external memory space can be accessed. The internal ROM area cannot be accessed.
In this mode, some of the pins function as the address bus, the data bus, and as control signals. The number of pins assigned to these functions depends on the bus width and register settings. (See "Bus Settings" for details.)

## (2) Setting Processor Modes

The processor mode is set using the CNVss pin and the processor mode bits (bits 1 and 0 at address 000416). Do not set the processor mode bits to "102".

Regardless of the level of the CNVss pin, changing the processor mode bits selects the mode. Therefore, never change the processor mode bits when changing the contents of other bits. Do not change the processor mode bits simultaneously with other bits when changing the processor mode bits "012" or " 112 ". Change the processor mode bits after changing the other bits. Also do not attempt to shift to or from the microprocessor mode within the program stored in the internal ROM area.

## - Applying Vss to CNVss pin

The microcomputer begins operation in single-chip mode after being reset. Memory expansion mode is selected by writing "012" to the processor mode bits.

- Applying Vcc to CNVss pin

The microcomputer starts to operate in microprocessor mode after being reset.

Figure 1.7 .1 shows the processor mode register 0 and 1.
Figure 1.7.2 shows the memory maps applicable for each of the modes.


Figure 1.7.1. Processor mode register 0 and 1


Figure 1.7.2. Memory maps in each processor mode (without memory area expansion, normal mode)

## Internal Reserved Area Expansion Bit (PM13)

This bit expands the internal RAM area and the internal ROM area, and changes the chip select area. In M30624MGA/FGA, for example, to set this bit to "1" expands the internal RAM area and the internal ROM area to 20 Kbytes and 256 Kbytes respectively. Refer to Figure 1.7 .3 for the chip select area. When the reset is revoked, this bit is set to " 0 ". To expand the internal area, set this bit to " 1 " in user program. And the top of user program must be allocated to D000016 or subsequent address.
In the case of the product in which the internal ROM is 192 Kbytes or less and the internal RAM is 15 Kbytes or less, set this bit to " 0 " when this product is used in the memory expansion mode or the microprocessor mode. When the product is used in the single chip mode, the internal area is not expanded and any action is not affected, even if this bit is set to " 1 ".

Figure 1.7.3 shows the memory maps and the chip selection areas effected by PM13 (the internal reserved area expansion bit) in each processor mode for the product having an internal RAM of more than 15K bytes and a ROM of more than 192K bytes.


Figure 1.7.3. Memory location and chip select area in each processor mode

## Bus Settings

The BYTE pin and bits 4 to 6 of the processor mode register 0 (address 000416) are used to change the bus settings. Table 1.8.1 shows the factors used to change the bus settings.
Table 1.8.1. Factors for switching bus settings

| Bus setting | Switching factor |
| :--- | :--- |
| Switching external address bus width | Bit 6 of processor mode register 0 |
| Switching external data bus width | BYTE pin |
| Switching between separate and multiplex bus | Bits 4 and 5 of processor mode register 0 |

## (1) Selecting external address bus width

The address bus width for external output in the 1 M bytes of address space can be set to 16 bits ( 64 K bytes address space) or 20 bits ( 1 M bytes address space). When bit 6 of the processor mode register 0 is set to " 1 ", the external address bus width is set to 16 bits, and P2 and P3 become part of the address bus. P 40 to P 43 can be used as programmable I/O ports. When bit 6 of processor mode register 0 is set to " 0 ", the external address bus width is set to 20 bits, and P2, P3, and P40 to P43 become part of the address bus.

## (2) Selecting external data bus width

The external data bus width can be set to 8 or 16 bits. (Note, however, that only the separate bus can be set.) When the BYTE pin is "L", the bus width is set to 16 bits; when " H ", it is set to 8 bits. (The internal bus width is permanently set to 16 bits.) While operating, fix the BYTE pin either to " H " or to " L ".

## (3) Selecting separate/multiplex bus

The bus format can be set to multiplex or separate bus using bits 4 and 5 of the processor mode register 0 .

## - Separate bus

In this mode, the data and address are input and output separately. The data bus can be set using the BYTE pin to be 8 or 16 bits. When the BYTE pin is " H ", the data bus is set to 8 bits and P0 functions as the data bus and P1 as a programmable I/O port. When the BYTE pin is " $L$ ", the data bus is set to 16 bits and P 0 and P 1 are both used for the data bus.

When the separate bus is used for access, a software wait can be selected.

## - Multiplex bus

In this mode, data and address I/O are time multiplexed. With the BYTE pin = "H", the 8 bits from Do to D7 are multiplexed with Ao to A7.
With the BYTE pin = "L", the 8 bits from Do to D7 are multiplexed with A1 to A8. D8 to D15 are not multiplexed. In this case, the external devices connected to the multiplexed bus are mapped to the microcomputer's even addresses (every 2nd address). To access these external devices, access the even addresses as bytes.
The ALE signal latches the address. It is output from P56.
Before using the multiplex bus for access, be sure to insert a software wait.
If the entire space is of multiplexed bus in memory expansion mode, choose an 8-bit width.
The processor operates using the separate bus after reset is revoked, so the entire space multiplexed bus cannot be chosen in microprocessor mode.
P31 to P37 become a port if the entire space multiplexed bus is chosen, so only 256 bytes can be used in each chip select.

Table 1.8.2. Pin functions for each processor mode

| Processor mode | Single-chip mode | Memory expansion mode/microprocessor modes |  |  |  | Memory expansion mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Multiplexed bus space select bit |  | $\begin{aligned} & \text { "01", } \\ & \text { Either CS1 o } \\ & \text { multiplexed b } \\ & \text { are for separ } \end{aligned}$ | $\begin{aligned} & " 10 " \\ & \text { "CS2 is for } \\ & \text { us and others } \\ & \text { ate bus } \end{aligned}$ | (sepa | ate bus) | $\begin{aligned} & \text { " } 11 " \text { (Note } 1) \\ & {\left[\begin{array}{c} \text { multiplexed } \\ \text { bus for the } \\ \text { entire } \\ \text { space } \end{array}\right]} \end{aligned}$ |
| Data bus width BYTE pin level |  | 8 bits <br> "H" | $16 \text { bits }$ | $8 \text { bits }$ "H" | $16 \text { bits }$ | $\begin{aligned} & 8 \mathrm{bit} \\ & \text { "H" } \end{aligned}$ |
| P00 to P07 | I/O port | Data bus | Data bus | Data bus | Data bus | I/O port |
| P10 to P17 | I/O port | I/O port | Data bus | I/O port | Data bus | I/O port |
| P20 | I/O port | Address bus /data bus(Note 2) | Address bus | Address bus | Address bus | Address bus /data bus |
| P21 to P27 | I/O port | Address bus /data bus(Note 2) | Address bus /data bus(Note 2) | Address bus | Address bus | Address bus /data bus |
| P30 | I/O port | Address bus | Address bus /data bus(Note 2) | Address bus | Address bus | A8/D7 |
| P31 to P37 | I/O port | Address bus | Address bus | Address bus | Address bus | I/O port |
| P40 to P43 <br> Port P40 to P43 <br> function select bit $=1$ | I/O port | I/O port | I/O port | I/O port | 1/O port | I/O port |
| P40 to P43 <br> Port P40 to P43 <br> function select bit $=0$ | I/O port | Address bus | Address bus | Address bus | Address bus | I/O port |
| P44 to P47 | I/O port | $\overline{\mathrm{CS}}$ (chip selec) (For d | or programma tails, refer to "B | e I/O port control") |  |  |
| P50 to P53 | I/O port | Outputs $\overline{\mathrm{RD}}, \overline{\mathrm{W}}$ (For de | $\overline{R L}, \overline{\mathrm{WRH}}$, and B tails, refer to "B | LK or $\overline{R D}, \overline{B H}$ control") | $\overline{\mathrm{WR}}$, and BCL |  |
| P54 | I/O port | HLDA | $\overline{\text { HLDA }}$ | $\overline{\text { HLDA }}$ | $\overline{\text { HLDA }}$ | HLDA |
| P55 | I/O port | HOLD | HOLD | HOLD | HOLD | HOLD |
| P56 | I/O port | ALE | ALE | ALE | ALE | ALE |
| P57 | I/O port | $\overline{R D Y}$ | $\overline{\mathrm{RDY}}$ | $\overline{\mathrm{RDY}}$ | $\overline{\mathrm{RDY}}$ | $\overline{\mathrm{RDY}}$ |

Note 1: If the entire space is of multiplexed bus in memory expansion mode, choose an 8-bit width.
The processor operates using the separate bus after reset is revoked, so the entire space multiplexed bus cannot be chosen in microprocessor mode.
P31 to P37 become a port if the entire space multiplexed bus is chosen, so only 256 bytes can be used in each chip select.
Note 2: Address bus when in separate bus mode.

## Bus Control

The following explains the signals required for accessing external devices and software waits. The signals required for accessing the external devices are valid when the processor mode is set to memory expansion mode and microprocessor mode. The software waits are valid in all processor modes.
(1) Address bus/data bus

The address bus consists of the 20 pins Ao to A19 for accessing the 1 M bytes of address space.
The data bus consists of the pins for data I/O. When the BYTE pin is " H ", the 8 ports Do to D7 function as the data bus. When BYTE is "L", the 16 ports Do to D15 function as the data bus.
When a change is made from single-chip mode to memory expansion mode, the value of the address bus is undefined until external memory is accessed.

## (2) Chip select signal

The chip select signal is output using the same pins as P44 to P47. Bits 0 to 3 of the chip select control register (address 000816 ) set each pin to function as a port or to output the chip select signal. The chip select control register is valid in memory expansion mode and microprocessor mode. In single-chip mode, P44 to P47 function as programmable I/O ports regardless of the value in the chip select control register.
In microprocessor mode, only $\overline{\text { CSO }}$ outputs the chip select signal after the reset state has been cancelled. CS1 to CS3 function as input ports. Figure 1.9 .1 shows the chip select control register.
The chip select signal can be used to split the external area into as many as four blocks. Tables 1.9.1 and 1.9.2 show the external memory areas specified using the chip select signal.

Table 1.9.1. External areas specified by the chip select signals
(A product having an internal RAM equal to or less than 15 K bytes and a ROM equal to or less than 192 K bytes)(Note)

| Processor mode | Chip select signal |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | CSO | CS1 | CS2 | CS3 |
| Memory expansion mode | 3000016 to CFFFF16 (640K bytes) | 2800016 to 2FFFF16 (32K bytes) | 0800016 to 27FFF16 (128K bytes) | 0400016 to 07FFF16 (16K bytes) |
| Microprocessor mode | 3000016 to FFFFF16 (832K bytes) |  |  |  |

Note :Be sure to set bit 3 (PM13) of processor mode register 1 to " 0 ".

Table 1.9.2. External areas specified by the chip select signals
(A product having an internal RAM of more than 15K bytes and a ROM of more than 192K bytes)

| Processor mode | Chip select signal |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { CSO }}$ | $\overline{\mathrm{CS} 1}$ | CS2 | $\overline{\text { CS3 }}$ |
| Memory expansion mode | When PM13=0 3000016 to CFFFF16 (640K bytes) | 2800016 to 2FFFF16 <br> (32K bytes) | $\begin{aligned} & 0800016 \text { to } \\ & \text { 27FFF16 } \\ & \text { (128K bytes) } \end{aligned}$ | When PM13=0 0400016 to 07FFF16 |
|  | $\begin{gathered} \text { When PM13=1 } \\ 3000016 \text { to BFFFF16 } \\ \text { (576K bytes) } \end{gathered}$ |  |  | (16K bytes) <br> When PM13=1 |
| Microprocessor mode | 0300016 to FFFFF16 <br> (816K bytes) |  |  | 0600016 to 07FFF16 <br> (8K bytes) |



Figure 1.9.1. Chip select control register

The timing of the chip select signal changing to " L "(active) is synchronized with the address bus. But the timing of the chip select signal changing to "H" depends on the area which will be accessed in the next cycle. Figure 1.9 .2 shows the output example of the address bus and chip select signal.

Example 1) After access the external area, both the address signal and the chip select signal change concurrently in the next cycle.

In this example, after access to the external area(i), an access to the area indicated by the other chip select signal(j) will occur in the next cycle. In this case, both the address bus and the chip select signal change between the two cycles.

Example 2) After access the external area, only the chip select signal changes in the next cycle (the address bus does not change).

In this example, an access to the internal ROM or the internal RAM in the next cycle will occur, after access to the external area. In this case, the chip select signal changes between the two cycles, but the address does not change.


Example 3) After access the external area, only the address bus changes in the next cycle (the chip select signal does not change).

In this example, after access to the external area(i), an access to the area indicated by the same chip select signal(i) will occur in the next cycle. In this case, the address bus changes between the two cycles, but the chip select signal does not change.

Example 4) After access the external area, either the address signal and the chip select signal do not change in the next cycle.

In this example, any access to any area does not occur in the next cycle (either instruction prefetch does not occur). In this case,either the address bus and chip select signal do not change between the two cycles.


Note : These examples show the address bus and chip select signal within the successive two cycles. According to the combination of these examples, the chip select can be elongated to over 2cycles.

Figure 1.9.2. Output Examples about Address Bus and Chip Select Signal (Separated Bus without Wait)

## (3) Read/write signals

With a 16 -bit data bus (BYTE pin ="L"), bit 2 of the processor mode register 0 (address 000416) select the combinations of $\overline{R D}, \overline{B H E}$, and $\overline{W R}$ signals or $\overline{R D}, \overline{W R L}$, and $\overline{W R H}$ signals. With an 8-bit data bus (BYTE pin = "H"), use the combination of $\overline{R D}, \overline{W R}$, and BHE signals. (Set bit 2 of the processor mode register 0 (address 000416) to " 0 ".) Tables 1.9 .3 and 1.9.4 show the operation of these signals.
After a reset has been cancelled, the combination of $\overline{R D}, \overline{W R}$, and $\overline{B H E}$ signals is automatically selected. When switching to the $\overline{R D}, \overline{W R L}$, and $\overline{W R H}$ combination, do not write to external memory until bit 2 of the processor mode register 0 (address 000416) has been set (Note).

Note: Before attempting to change the contents of the processor mode register 0 , set bit 1 of the protect register (address 000A16) to " 1 ".

Table 1.9.3. Operation of $\overline{R D}, \overline{W R L}$, and $\overline{W R H}$ signals

| Data bus width | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WRL}}$ | $\overline{\mathrm{WRH}}$ | Status of external data bus |
| :---: | :---: | :---: | :---: | :--- |
| 16-bit <br> (BYTE $=$ " L ") | L | H | H | Read data |
|  | H | L | H | Write 1 byte of data to even address |
|  | H | H | L | Write 1 byte of data to odd address |
|  | H | L | L | Write data to both even and odd addresses |

Table 1.9.4. Operation of $\overline{R D}, \overline{W R}$, and $\overline{B H E}$ signals

| Data bus width | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | BHE | A0 | Status of external data bus |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { 16-bit "L") } \\ \text { (BYTE = } \mathrm{L} \text {. } \end{gathered}$ | H | L | L | H | Write 1 byte of data to odd address |
|  | L | H | L | H | Read 1 byte of data from odd address |
|  | H | L | H | L | Write 1 byte of data to even address |
|  | L | H | H | L | Read 1 byte of data from even address |
|  | H | L | L | L | Write data to both even and odd addresses |
|  | L | H | L | L | Read data from both even and odd addresses |
| $\begin{gathered} \text { 8-bit } \\ \text { (BYTE = "H") } \end{gathered}$ | H | L | Not used | H/L | Write 1 byte of data |
|  | L | H | Not used | H/L | Read 1 byte of data |

## (4) ALE signal

The ALE signal latches the address when accessing the multiplex bus space. Latch the address when the ALE signal falls.


Figure 1.9.3. ALE signal and address/data bus

## (5) The RDY signal

$\overline{R D Y}$ is a signal that facilitates access to an external device that requires long access time. As shown in Figure 1.9.4, if an "L" is being input to the $\overline{R D Y}$ at the BCLK falling edge, the bus turns to the wait state. If an "H" is being input to the RDY pin at the BCLK falling edge, the bus cancels the wait state. Table 1.9.5 shows the state of the microcomputer with the bus in the wait state, and Figure 1.9.4 shows an example in which the $\overline{\mathrm{RD}}$ signal is prolonged by the $\overline{\mathrm{RDY}}$ signal.
The $\overline{R D Y}$ signal is valid when accessing the external area during the bus cycle in which bits 4 to 7 of the chip select control register (address 000816) are set to " 0 ". The RDY signal is invalid when setting " 1 " to all bits 4 to 7 of the chip select control register (address 000816), but the RDY pin should be treated as properly as in non-using.

Table 1.9.5. Microcomputer status in wait state (Note)

| Item | Status |
| :--- | :--- |
| Oscillation | On |
| R/ $\bar{W}$ signal, address bus, data bus, $\overline{\mathrm{CS}}$ | Maintain status when $\overline{\text { RDY signal received }}$ |
| ALE signal, $\overline{\text { HLDA, programmable I/O ports }}$ |  |
| Internal peripheral circuits | On |

Note: The RDY signal cannot be received immediately prior to a software wait.


Figure 1.9.4. Example of $\overline{\mathrm{RD}}$ signal extended by $\overline{\mathrm{RDY}}$ signal

## (6) Hold signal

The hold signal is used to transfer the bus privileges from the CPU to the external circuits. Inputting "L" to the $\overline{\mathrm{HOLD}}$ pin places the microcomputer in the hold state at the end of the current bus access. This status is maintained and " $L$ " is output from the HLDA pin as long as " $L$ " is input to the HOLD pin. Table 1.9.6 shows the microcomputer status in the hold state.
Bus-using priorities are given to $\overline{\text { HOLD, DMAC, and CPU in order of decreasing precedence. }}$

$$
\overline{\mathrm{HOLD}}>\mathrm{DMAC}>\mathrm{CPU}
$$

Figure 1.9.5. Bus-using priorities
Table 1.9.6. Microcomputer status in hold state

| Item |  |
| :--- | :--- |
|  |  |
| Oscillation | ON |
| R/ $\bar{W}$ signal, address bus, data bus, $\overline{\mathrm{CS}}, \overline{\mathrm{BHE}}$ | Floating |
| Programmable I/O ports | P0, P1, P2, P3, P4, P5 |
|  | P6, P7, P8, P9, P10 |
| HLDA | Maintains status when hold signal is received |
| Internal peripheral circuits | Output "L" |
| ALE signal | ON (but watchdog timer stops) |

## (7) External bus status when the internal area is accessed

Table 1.9.7 shows the external bus status when the internal area is accessed.

Table 1.9.7. External bus status when the internal area is accessed

| Item | SFR accessed | Internal ROM/RAM accessed |
| :--- | :--- | :--- |
| Address bus | Address output | Maintain status before accessed <br> address of external area |
|  | When read | Floating |
|  | When write | Output data |
| $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{WRL}}, \overline{\mathrm{WRH}}$ | $\overline{\mathrm{RD}}, \overline{\mathrm{WR}, \overline{\mathrm{WRL}}, \overline{\mathrm{WRH}} \text { output }}$ | Undefined |
| $\overline{\mathrm{BHE}}$ | $\overline{\mathrm{BHE}}$ output | Output "H" |
| $\overline{\mathrm{CS}}$ |  | Maintain status before accessed <br> status of external area |
| ALE | Output "H" | Output "H" |

## (8) BCLK output

The user can choose the BCLK output by use of bit 7 of processor mode register 0 (000416) (Note). When set to " 1 ", the output floating.

Note: Before attempting to change the contents of the processor mode register 0 , set bit 1 of the protect register (address 000A16) to " 1 ".

## (9) Software wait

A software wait can be inserted by setting the wait bit (bit 7) of the processor mode register 1 (address 000516) (Note) and bits 4 to 7 of the chip select control register (address 000816).

A software wait is inserted in the internal ROM/RAM area and in the external memory area by setting the wait bit of the processor mode register 1 . When set to " 0 ", each bus cycle is executed in one BCLK cycle. When set to " 1 ", each bus cycle is executed in two or three BCLK cycles. After the microcomputer has been reset, this bit defaults to " 0 ". When set to " 1 ", a wait is applied to all memory areas (two or three BCLK cycles), regardless of the contents of bits 4 to 7 of the chip select control register. Set this bit after referring to the recommended operating conditions (main clock input oscillation frequency) of the electric characteristics. However, when the user is using the RDY signal, the relevant bit in the chip select control register's bits 4 to 7 must be set to " 0 ".
When the wait bit of the processor mode register 1 is " 0 ", software waits can be set independently for each of the 4 areas selected using the chip select signal. Bits 4 to 7 of the chip select control register correspond to chip selects CS0 to CS3. When one of these bits is set to " 1 ", the bus cycle is executed in one BCLK cycle. When set to " 0 ", the bus cycle is executed in two or three BCLK cycles. These bits default to " 0 " after the microcomputer has been reset.
The SFR area is always accessed in two BCLK cycles regardless of the setting of these control bits. Also, insert a software wait if using the multiplex bus to access the external memory area.
Table 1.9.8 shows the software wait and bus cycles. Figure 1.9 .6 shows example of bus timing when using software waits.
Note: Before attempting to change the contents of the processor mode register 1 , set bit 1 of the protect register (address 000A16) to " 1 ".

Table 1.9.8. Software waits and bus cycles

| Area | Bus status | Wait bit | Bits 4 to 7 of chip select <br> control register | Bus cycle |
| :---: | :---: | :---: | :---: | :--- |
| SFR | - | Invalid | Invalid | 2 BCLK cycles |
| Rnternal | - | 0 | Invalid | 1 BCLK cycle |
|  | - | 1 | Invalid | 2 BCLK cycles |
| External <br> memory <br> area | Separate bus | 0 | 1 | 1 BCLK cycle |
|  | Separate bus | 1 | 0 | 2 BCLK cycles |
|  | Multiplex bus | 0 | 0 (Note) | 2 BCLK cycles |
|  | Multiplex bus | 1 | 0 | 3 BCLK cycles |

[^0]

Figure 1.9.6. Typical bus timings using software wait

## Clock Generating Circuit

The clock generating circuit contains two oscillator circuits that supply the operating clock sources to the CPU and internal peripheral units.

Table 1.10.1. Main clock and sub-clock generating circuits

|  | Main clock generating circuit | Sub-clock generating circuit |
| :--- | :--- | :--- |
| Use of clock | $\bullet$ CPU's operating clock source <br> $\bullet$ <br> Internal peripheral units' <br> operating clock source | • CPU's operating clock source <br> - Timer A/B's count clock <br> source |
| Usable oscillator | Ceramic or crystal oscillator | Crystal oscillator |
| Pins to connect oscillator | XIN, XoUT | XcIN, Xcout |
| Oscillation stop/restart function | Available | Available |
| Oscillator status immediately atter reset | Oscillating | Stopped |
| Other | Externally derived clock can be input |  |

## Example of oscillator circuit

Figure 1.10 .1 shows some examples of the main clock circuit, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Figure 1.10 .2 shows some examples of sub-clock circuits, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Circuit constants in Figures 1.10 .1 and 1.10.2 vary with each oscillator used. Use the values recommended by the manufacturer of your oscillator.


Note: Insert a damping resistor if required. The resistance will vary depending on the oscillator and the oscillation drive apacity setting. Use the value recommended by the maker of the oscillator.
When the oscillation drive capacity is set to low, check that oscillation is stable. Also, if the oscillator manufacturer's data sheet specifies that a feedback resistor be added external to the chip, insert a feedback resistor between XIN and XOUT following the instruction.
Figure 1.10.1. Examples of main clock


Note: Insert a damping resistor if required. The resistance will vary depending on the oscillator and the oscillation drive capacity setting. Use the value recommended by the maker of the oscillator
When the oscillation drive capacity is set to low, check that oscillation is stable. Also, if the oscillator manufacturer's data sheet specifies that a feedback resistor be added external to the chip, insert a feedback resistor between XcIN and XCOUT following the instruction.

Figure 1.10.2. Examples of sub-clock

## Clock Control

Figure 1.10 .3 shows the block diagram of the clock generating circuit.


Figure 1.10.3. Clock generating circuit

The following paragraphs describes the clocks generated by the clock generating circuit.

## (1) Main clock

The main clock is generated by the main clock oscillation circuit. After a reset, the clock is divided by 8 to the BCLK. The clock can be stopped using the main clock stop bit (bit 5 at address 000616). Stopping the clock, after switching the operating clock source of CPU to the sub-clock, reduces the power dissipation. After the oscillation of the main clock oscillation circuit has stabilized, the drive capacity of the main clock oscillation circuit can be reduced using the XIN-Xout drive capacity select bit (bit 5 at address 000716). Reducing the drive capacity of the main clock oscillation circuit reduces the power dissipation. This bit changes to " 1 " when shifting from high-speed/medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

## (2) Sub-clock

The sub-clock is generated by the sub-clock oscillation circuit. No sub-clock is generated after a reset. After oscillation is started using the port Xc select bit (bit 4 at address 000616), the sub-clock can be selected as the BCLK by using the system clock select bit (bit 7 at address 000616). However, be sure that the sub-clock oscillation has fully stabilized before switching.
After the oscillation of the sub-clock oscillation circuit has stabilized, the drive capacity of the sub-clock oscillation circuit can be reduced using the XCIN-Xcout drive capacity select bit (bit 3 at address 000616). Reducing the drive capacity of the sub-clock oscillation circuit reduces the power dissipation. This bit changes to " 1 " when shifting to stop mode and at a reset.
When the Xcin/Xcout is used, set ports P86 and P87 as the input ports without pull-up.

## (3) BCLK

The BCLK is the clock that drives the CPU, and is fc or the clock is derived by dividing the main clock by $1,2,4,8$, or 16 . The BCLK is derived by dividing the main clock by 8 after a reset. The BCLK signal can be output from BCLK pin by the BCLK output disable bit (bit 7 at address 000416) in the memory expansion and the microprocessor modes.
The main clock division select bit 0 (bit 6 at address 000616 ) changes to " 1 " when shifting from high-speed/medium-speed to stop mode and at reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

## (4) Peripheral function $\operatorname{clock}(f 1, f 8, f 32, f 1 S 102, f 8 S I O 2, f 32 S I O 2, f A D)$

The clock for the peripheral devices is derived from the main clock or by dividing it by 1,8 , or 32 . The peripheral function clock is stopped by stopping the main clock or by setting the WAIT peripheral function clock stop bit (bit 2 at 000616) to "1" and then executing a WAIT instruction.

## (5) fC32

This clock is derived by dividing the sub-clock by 32 . It is used for the timer $A$ and timer $B$ counts.
(6) fC

This clock has the same frequency as the sub-clock. It is used for the BCLK and for the watchdog timer.

Figure 1.10.4 shows the system clock control registers 0 and 1.

## System clock control register 0 (Note 1)



Note 1: Set bit 0 of the protect register (address 000A16) to "1" before writing to this register.
Note 2: Changes to " 1 " when shiffing to stop mode and at a reset.
Note 3: When entering low power dissipation mode, main clock stops by using this bit. To stop the main clock, when the sub clock oscillation is stable, set system clock select bit (CM07) to "1" before setting this bit to " 1 ".
Note 4: When inputting external clock, only clock oscillation buffer is stopped and clock input is acceptable.
Note 5: If this bit is set to " 1 ", XOUT turns "H". The built-in feedback resistor remains being connected, so XIN turns pulled up to Xout ("H") via the feedback resistor.
Note 6: Set port Xc select bit (CM04) to "1" and stabilize the sub-clock oscillating before setting this bit from "0" to " 1 ". Do not write to both bits at the same time. And also, set the main clock stop bit (CM05) to " 0 " and stabilize the main clock oscillating before setting this bit from " 1 " to " 0 ".
Note 7: This bit changes to " 1 " when shifting from high-speed/medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.
Note 8: fc32 is not included. Do not set to "1" when using low-speed or low power dissipation mode.
Note 9: When the $\mathrm{XCIN} / \mathrm{XCOUT}$ is used, set ports P 86 and P 87 as the input ports without pull-up.
System clock control register 1 (Note 1)


Note 1: Set bit 0 of the protect register (address 000A16) to " 1 " before writing to this register.
Note 2: This bit changes to " 1 " when shifting from high-speed/medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.
Note 3: Can be selected when bit 6 of the system clock control register 0 (address 000616 ) is " 0 ". If " 1 ", division mode is fixed at 8.
Note 4: If this bit is set to " 1 ", XOUT turns " H ", and the built-in feedback resistor is cut off. XCIN and XCOUT turn highimpedance state.

Figure 1.10.4. Clock control registers 0 and 1

## Clock Output

In single-chip mode, the clock output function select bits (bits 0 and 1 at address 000616) enable f8, f32, or fc to be output from the P57/CLKoUT pin. When the WAIT peripheral function clock stop bit (bit 2 at address 000616) is set to " 1 ", the output of $f 8$ and $f 32$ stops when a WAIT instruction is executed.

## Stop Mode

Writing " 1 " to the all-clock stop control bit (bit 0 at address 000716) stops all oscillation and the microcomputer enters stop mode. In stop mode, the content of the internal RAM is retained provided that Vcc remains above 2 V .

Because the oscillation, BCLK, f 1 to f 32 , f 1 SIO 2 to $\mathrm{f} 32 \mathrm{SIO} 2, \mathrm{fc}, \mathrm{fC} 32$, and fAD stops in stop mode, peripheral functions such as the A-D converter and watchdog timer do not function. However, timer A and timer B operate provided that the event counter mode is set to an external pulse, and UARTi(i = 0 to 2 ), $\mathrm{SI} / \mathrm{O} 3,4$ functions provided an external clock is selected. Table 1.10.2 shows the status of the ports in stop mode. Stop mode is cancelled by a hardware reset or an interrupt. If an interrupt is to be used to cancel stop mode, that interrupt must first have been enabled, and the priority level of the interrupt which is not used to cancel must have been changed to 0 . If returning by an interrupt, that interrupt routine is executed. If only a hardware reset or an NMI interrupt is used to cancel stop mode, change the priority level of all interrupt to 0 , then shift to stop mode.
When shifting from high-speed/medium-speed mode to stop mode and at a reset, the main clock division select bit 0 (bit 6 at address 000616) is set to " 1 ". When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

Table 1.10.2. Port status during stop mode

| Pin | Memory expansion mode <br> Microprocessor mode | Single-chip mode |
| :--- | :--- | :--- |
| Address bus, data bus, $\overline{\mathrm{CSO}}$ to $\overline{\mathrm{CS3}}$, <br> $\overline{\mathrm{BHE}}$ | Retains status before stop mode |  |
| $\overline{\mathrm{RD}, \overline{\mathrm{WR}}, \overline{W R L}, \overline{W R H}}$ | "H" |  |
| $\overline{\text { HLDA, BCLK }}$ | "H" |  |
| ALE | "H" |  |
| Port | Retains status before stop mode | Retains status before stop mode |
| CLKoUT | When fc selected | Valid only in single-chip mode | "H"

## Wait Mode

When a WAIT instruction is executed, the BCLK stops and the microcomputer enters the wait mode. In this mode, oscillation continues but the BCLK and watchdog timer stop. Writing " 1 " to the WAIT peripheral function clock stop bit and executing a WAIT instruction stops the clock being supplied to the internal peripheral functions, allowing power dissipation to be reduced. However, peripheral function clock fc32 does not stop so that the peripherals using fc32 do not contribute to the power saving. When the MCU running in low-speed or low power dissipation mode, do not enter WAIT mode with this bit set to "1". Table 1.10.3 shows the status of the ports in wait mode.

Wait mode is cancelled by a hardware reset or an interrupt. If an interrupt is used to cancel wait mode, that interrupt must first have been enabled, and the priority level of the interrupt which is not used to cancel must have been changed to 0 . If returning by an interrupt, the clock in which the WAIT instruction executed is set to BCLK by the microcomputer, and the action is resumed from the interrupt routine. If only a hardware reset or an $\overline{N M I}$ interrupt is used to cancel wait mode, change the priority level of all interrupt to 0 , then shift to wait mode.

Table 1.10.3. Port status during wait mode

| Pin |  | Memory expansion mode <br> Microprocessor mode | Single-chip mode |
| :---: | :---: | :---: | :---: |
| Address bus, data bus, $\overline{\mathrm{CSO}}$ to $\overline{\mathrm{CS3}}$, BHE |  | Retains status before wait mode |  |
| $\overline{\mathrm{RD}}, \mathrm{WR}, \overline{\mathrm{WRL}}, \overline{\mathrm{WRH}}$ |  | "H" |  |
| HLDA, BCLK |  | " H " |  |
| ALE |  | "H" |  |
| Port |  | Retains status before wait mode | Retains status before wait mode |
| CLKOUT | When fc selected | Valid only in single-chip mode | Does not stop |
|  | When f8, f32 selected | Valid only in single-chip mode | Does not stop when the WAIT peripheral function clock stop bit is " 0 ". <br> When the WAIT peripheral function clock stop bit is " 1 ", the status immediately prior to entering wait mode is maintained. |

## Status Transition of BCLK

Power dissipation can be reduced and low-voltage operation achieved by changing the count source for BCLK. Table 1.10 .4 shows the operating modes corresponding to the settings of system clock control registers 0 and 1 .
When reset, the device starts in division by 8 mode. The main clock division select bit 0(bit 6 at address 000616 ) changes to " 1 " when shifting from high-speed/medium-speed to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained. The following shows the operational modes of BCLK.

## (1) Division by 2 mode

The main clock is divided by 2 to obtain the BCLK.

## (2) Division by 4 mode

The main clock is divided by 4 to obtain the BCLK.

## (3) Division by 8 mode

The main clock is divided by 8 to obtain the BCLK. When reset, the device starts operating from this mode. Before the user can go from this mode to no division mode, division by 2 mode, or division by 4 mode, the main clock must be oscillating stably. When going to low-speed or lower power consumption mode, make sure the sub-clock is oscillating stably.

## (4) Division by 16 mode

The main clock is divided by 16 to obtain the BCLK.

## (5) No-division mode

The main clock is divided by 1 to obtain the BCLK.

## (6) Low-speed mode

fc is used as the BCLK. Note that oscillation of both the main and sub-clocks must have stabilized before transferring from this mode to another or vice versa. At least 2 to 3 seconds are required after the subclock starts. Therefore, the program must be written to wait until this clock has stabilized immediately after powering up and after stop mode is cancelled.

## (7) Low power dissipation mode

fc is the BCLK and the main clock is stopped.

Note : Before the count source for BCLK can be changed from XIN to XCIN or vice versa, the clock to which the count source is going to be switched must be oscillating stably. Allow a wait time in software for the oscillation to stabilize before switching over the clock.

Table 1.10.4. Operating modes dictated by settings of system clock control registers $\mathbf{0}$ and 1

| CM17 | CM16 | CM07 | CM06 | CM05 | CM04 | Operating mode of BCLK |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 1 | 0 | 0 | 0 | Invalid | Division by 2 mode |
| 1 | 0 | 0 | 0 | 0 | Invalid | Division by 4 mode |
| Invalid | Invalid | 0 | 1 | 0 | Invalid | Division by 8 mode |
| 1 | 1 | 0 | 0 | 0 | Invalid | Division by 16 mode |
| 0 | 0 | 0 | 0 | 0 | Invalid | No-division mode |
| Invalid | Invalid | 1 | Invalid | 0 | 1 | Low-speed mode |
| Invalid | Invalid | 1 | Invalid | 1 | 1 | Low power dissipation mode |

## Power control

The following is a description of the three available power control modes:

## Modes

Power control is available in three modes.

## (a) Normal operation mode

## - High-speed mode

Divide-by-1 frequency of the main clock becomes the BCLK. The CPU operates with the BCLK. Each peripheral function operates according to its assigned clock.

## - Medium-speed mode

Divide-by-2, divide-by-4, divide-by-8, or divide-by-16 frequency of the main clock becomes the BCLK. The CPU operates with the BCLK. Each peripheral function operates according to its assigned clock.

## - Low-speed mode

fc becomes the BCLK. The CPU operates according to the fc clock. The fc clock is supplied by the subclock. Each peripheral function operates according to its assigned clock.

## - Low power dissipation mode

The main clock operating in low-speed mode is stopped. The CPU operates according to the fc clock. The fc clock is supplied by the subclock. The only peripheral functions that operate are those with the subclock selected as the count source.

## (b) Wait mode

The CPU operation is stopped. The oscillators do not stop.
(c) Stop mode

All oscillators stop. The CPU and all built-in peripheral functions stop. This mode, among the three modes listed here, is the most effective in decreasing power consumption.

Figure 1.10 .5 is the state transition diagram of the above modes.

## Transition of stop mode, wait mode


(Refer to the following for the transition of normal mode.)

## Transition of normal mode



Note 1: Switch clock after oscillation of main clock is sufficiently stable.
Note 2: Switch clock after oscillation of sub clock is sufficiently stable.
Note 3: Change CM06 after changing CM17 and CM16.
Note 4: Transit in accordance with arrow.

Figure 1.10.5. State transition diagram of Power control mode

## Protection

The protection function is provided so that the values in important registers cannot be changed in the event that the program runs out of control. Figure 1.10 .6 shows the protect register. The values in the processor mode register 0 (address 000416), processor mode register 1 (address 000516), system clock control register 0 (address 000616), system clock control register 1 (address 000716), port P9 direction register (address 03F316) , SI/O3 control register (address 036216) and SI/O4 control register (address 036616) can only be changed when the respective bit in the protect register is set to " 1 ". Therefore, important outputs can be allocated to port P9.
If, after "1" (write-enabled) has been written to the port P9 direction register and SI/Oi control register ( $\mathrm{i}=3,4$ ) write-enable bit (bit 2 at address 000A16), a value is written to any address, the bit automatically reverts to " 0 " (write-inhibited). However, the system clock control registers 0 and 1 write-enable bit (bit 0 at 000A16) and processor mode register 0 and 1 write-enable bit (bit 1 at 000A16) do not automatically return to " 0 " after a value has been written to an address. The program must therefore be written to return these bits to " 0 ".


Figure 1.10.6. Protect register

## Overview of Interrupt

## Type of Interrupts

Figure 1.11.1 lists the types of interrupts.


Note: Peripheral I/O interrupts are generated by the peripheral functions built into the microcomputer system.

Figure 1.11.1. Classification of interrupts

- Maskable interrupt : An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority can be changed by priority level.
- Non-maskable interrupt : An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority cannot be changed by priority level.


## Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

## - Undefined instruction interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

## - Overflow interrupt

An overflow interrupt occurs when executing the INTO instruction with the overflow flag (O flag) set to "1". The following are instructions whose O flag changes by arithmetic:
ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

## - BRK interrupt

A BRK interrupt occurs when executing the BRK instruction.

## - INT interrupt

An INT interrupt occurs when specifying one of software interrupt numbers 0 through 63 and executing the INT instruction. Software interrupt numbers 0 through 31 are assigned to peripheral I/O interrupts, so executing the INT instruction allows executing the same interrupt routine that a peripheral I/ O interrupt does.
The stack pointer (SP) used for the INT interrupt is dependent on which software interrupt number is involved.
So far as software interrupt numbers 0 through 31 are concerned, the microcomputer saves the stack pointer assignment flag ( U flag) when it accepts an interrupt request. If change the U flag to " 0 " and select the interrupt stack pointer (ISP), and then execute an interrupt sequence. When returning from the interrupt routine, the U flag is returned to the state it was before the acceptance of interrupt request. So far as software numbers 32 through 63 are concerned, the stack pointer does not make a shift.

## Hardware Interrupts

Hardware interrupts are classified into two types - special interrupts and peripheral I/O interrupts.
(1) Special interrupts

Special interrupts are non-maskable interrupts.

## - Reset

Reset occurs if an " $L$ " is input to the RESET pin.

## - NMI interrupt

An NMI interrupt occurs if an "L" is input to the NMI pin.

## - DBC interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances.

## - Watchdog timer interrupt

Generated by the watchdog timer.

## - Single-step interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances. With the debug flag (D flag) set to "1", a single-step interrupt occurs after one instruction is executed.

## - Address match interrupt

An address match interrupt occurs immediately before the instruction held in the address indicated by the address match interrupt register is executed with the address match interrupt enable bit set to " 1 ". If an address other than the first address of the instruction in the address match interrupt register is set, no address match interrupt occurs.

## (2) Peripheral I/O interrupts

A peripheral I/O interrupt is generated by one of built-in peripheral functions. Built-in peripheral functions are dependent on classes of products, so the interrupt factors too are dependent on classes of products. The interrupt vector table is the same as the one for software interrupt numbers 0 through 31 the INT instruction uses. Peripheral I/O interrupts are maskable interrupts.

## - Bus collision detection interrupt

This is an interrupt that the serial I/O bus collision detection generates.

## - DMA0 interrupt, DMA1 interrupt

These are interrupts that DMA generates.

## - Key-input interrupt

A key-input interrupt occurs if an "L" is input to the $\overline{\mathrm{KI}}$ pin.

## - A-D conversion interrupt

This is an interrupt that the A-D converter generates.

## - UARTO, UART1, UART2/NACK, SI/O3 and SI/O4 transmission interrupt

These are interrupts that the serial I/O transmission generates.

## - UART0, UART1, UART2/ACK, SI/O3 and SI/O4 reception interrupt

These are interrupts that the serial I/O reception generates.

## - Timer A0 interrupt through timer A4 interrupt

These are interrupts that timer A generates

## - Timer B0 interrupt through timer B5 interrupt

These are interrupts that timer $B$ generates.

## - INTO interrupt through INT5 interrupt

An $\overline{\mathrm{INT}}$ interrupt occurs if either a rising edge or a falling edge or a both edge is input to the $\overline{\mathrm{INT}}$ pin.

## Interrupts and Interrupt Vector Tables

If an interrupt request is accepted, a program branches to the interrupt routine set in the interrupt vector table. Set the first address of the interrupt routine in each vector table. Figure 1.11 .2 shows the format for specifying the address.
Two types of interrupt vector tables are available - fixed vector table in which addresses are fixed and variable vector table in which addresses can be varied by the setting.


Figure 1.11.2. Format for specifying interrupt vector addresses

## - Fixed vector tables

The fixed vector table is a table in which addresses are fixed. The vector tables are located in an area extending from FFFDC16 to FFFFF16. One vector table comprises four bytes. Set the first address of interrupt routine in each vector table. Table 1.11 .1 shows the interrupts assigned to the fixed vector tables and addresses of vector tables.

Table 1.11.1. Interrupts assigned to the fixed vector tables and addresses of vector tables

| Interrupt source | Vector table addresses <br> Address (L) to address (H) | Remarks |
| :--- | :---: | :--- |
| Undefined instruction | FFFDC16 to FFFDF16 | Interrupt on UND instruction |
| Overflow | FFFE016 to FFFE316 | Interrupt on INTO instruction |
| BRK instruction | FFFE416 to FFFE716 | If the vector contains FF16, program execution starts from <br> the address shown by the vector in the variable vector table |
| Address match | FFFE816 to FFFEB16 | There is an address-matching interrupt enable bit |
| Single step (Note) | FFFEC16 to FFFEF16 | Do not use |
| Watchdog timer | FFFF016 to FFFF316 |  |
| $\overline{\text { DBC }(\text { Note) }}$ | FFFF416 to FFFF716 | Do not use |
| $\overline{\text { NMI }}$ | FFFF816 to FFFFB16 | External interrupt by input to NMI pin |
| Reset | FFFFC16 to FFFFF16 |  |

Note: Interrupts used for debugging purposes only.

## - Variable vector tables

The addresses in the variable vector table can be modified, according to the user's settings. Indicate the first address using the interrupt table register (INTB). The 256-byte area subsequent to the address the INTB indicates becomes the area for the variable vector tables. One vector table comprises four bytes. Set the first address of the interrupt routine in each vector table. Table 1.11.2 shows the interrupts assigned to the variable vector tables and addresses of vector tables.
Table 1.11.2. Interrupts assigned to the variable vector tables and addresses of vector tables

| Software interrupt number | Vector table address <br> Address (L) to address (H) | Interrupt source | Remarks |
| :---: | :---: | :---: | :---: |
| Software interrupt number 0 | +0 to +3 (Note 1) | BRK instruction | Cannot be masked I flag |
| Software interrupt number 4 | +16 to +19 (Note 1) | $\overline{\text { INT3 }}$ |  |
| Software interrupt number 5 | +20 to +23 (Note 1) | Timer B5 |  |
| Software interrupt number 6 | +24 to +27 (Note 1) | Timer B4 |  |
| Software interrupt number 7 | +28 to +31 (Note 1) | Timer B3 |  |
| Software interrupt number 8 | +32 to +35 (Note 1) | SI/O4/INT5 (Note 2) |  |
| Software interrupt number 9 | +36 to +39 (Note 1) | SI/O3/INT4 (Note 2) |  |
| Software interrupt number 10 | +40 to +43 (Note 1) | Bus collision detection |  |
| Software interrupt number 11 | +44 to +47 (Note 1) | DMA0 |  |
| Software interrupt number 12 | +48 to +51 (Note 1) | DMA1 |  |
| Software interrupt number 13 | +52 to +55 (Note 1) | Key input interrupt |  |
| Software interrupt number 14 | +56 to +59 (Note 1) | A-D |  |
| Software interrupt number 15 | +60 to +63 (Note 1) | UART2 transmit/NACK (Note 3) |  |
| Software interrupt number 16 | +64 to +67 (Note 1) | UART2 receive/ACK (Note 3) |  |
| Software interrupt number 17 | +68 to +71 (Note 1) | UART0 transmit |  |
| Software interrupt number 18 | +72 to +75 (Note 1) | UART0 receive |  |
| Software interrupt number 19 | +76 to +79 (Note 1) | UART1 transmit |  |
| Software interrupt number 20 | +80 to +83 (Note 1) | UART1 receive |  |
| Software interrupt number 21 | +84 to +87 (Note 1) | Timer A0 |  |
| Software interrupt number 22 | +88 to +91 (Note 1) | Timer A1 |  |
| Software interrupt number 23 | +92 to +95 (Note 1) | Timer A2 |  |
| Software interrupt number 24 | +96 to +99 (Note 1) | Timer A3 |  |
| Software interrupt number 25 | +100 to +103 (Note 1) | Timer A4 |  |
| Software interrupt number 26 | +104 to +107 (Note 1) | Timer B0 |  |
| Software interrupt number 27 | +108 to +111 (Note 1) | Timer B1 |  |
| Software interrupt number 28 | +112 to +115 (Note 1) | Timer B2 |  |
| Software interrupt number 29 | +116 to +119 (Note 1) | INTO |  |
| Software interrupt number 30 | +120 to +123 (Note 1) | INT1 |  |
| Software interrupt number 31 | +124 to +127 (Note 1) | $\overline{\text { INT2 }}$ |  |
| Software interrupt number 32 to Software interrupt number 63 | $\begin{aligned} & +128 \text { to }+131(\text { Note } 1) \\ & \text { to } \\ & +252 \text { to }+255(\text { Note } 1) \end{aligned}$ | Software interrupt | Cannot be masked I flag |

Note 1: Address relative to address in interrupt table register (INTB).
Note 2: It is selected by interrupt request cause bit (bit 6, 7 in address 035F16 ).
Note 3: When IIC mode is selected, NACK and ACK interrupts are selected.

## Interrupt Control

Descriptions are given here regarding how to enable or disable maskable interrupts and how to set the priority to be accepted. What is described here does not apply to non-maskable interrupts.
Enable or disable a maskable interrupt using the interrupt enable flag (I flag), interrupt priority level selection bit, or processor interrupt priority level (IPL). Whether an interrupt request is present or absent is indicated by the interrupt request bit. The interrupt request bit and the interrupt priority level selection bit are located in the interrupt control register of each interrupt. Also, the interrupt enable flag (I flag) and the IPL are located in the flag register (FLG).
Figure 1.11 .3 shows the memory map of the interrupt control registers.


Note 1: This bit can only be accessed for reset (= 0 ), but cannot be accessed for set (=1).
Note 2: To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. For details, see the precautions for interrupts.


Note 1: This bit can only be accessed for reset (= 0 ), but cannot be accessed for set (= 1 ).
Note 2: To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. For details, see the precautions for interrupts.

Figure 1.11.3. Interrupt control registers

## Interrupt Enable Flag (I flag)

The interrupt enable flag (I flag) controls the enabling and disabling of maskable interrupts. Setting this flag to " 1 " enables all maskable interrupts; setting it to "0" disables all maskable interrupts. This flag is set to " 0 " after reset.

## Interrupt Request Bit

The interrupt request bit is set to " 1 " by hardware when an interrupt is requested. After the interrupt is accepted and jumps to the corresponding interrupt vector, the request bit is set to " 0 " by hardware. The interrupt request bit can also be set to "0" by software. (Do not set this bit to "1").

## Interrupt Priority Level Select Bit and Processor Interrupt Priority Level (IPL)

Set the interrupt priority level using the interrupt priority level select bit, which is one of the component bits of the interrupt control register. When an interrupt request occurs, the interrupt priority level is compared with the IPL. The interrupt is enabled only when the priority level of the interrupt is higher than the IPL. Therefore, setting the interrupt priority level to "0" disables the interrupt.
Table 1.11.3 shows the settings of interrupt priority levels and Table 1.11.4 shows the interrupt levels enabled, according to the contents of the IPL.

The following are conditions under which an interrupt is accepted:

- interrupt enable flag (I flag) = "1"
- interrupt request bit = "1"
- interrupt priority level > IPL

The interrupt enable flag (I flag), the interrupt request bit, the interrupt priority select bit, and the IPL are independent, and they are not affected by one another.

Table 1.11.3. Settings of interrupt priority levels

| Interrupt priority level select bit | Interrupt priority level | Priority order |
| :---: | :---: | :---: |
| $\begin{array}{ccc} \hline \text { b2 } & \text { b1 } & \text { b0 } \\ 0 & 0 & 0 \end{array}$ | Level 0 (interrupt disabled) | - |
| $0 \quad 0 \quad 1$ | Level 1 | Low |
| 010 | Level 2 |  |
| $0 \quad 11$ | Level 3 |  |
| 100 | Level 4 |  |
| 101 | Level 5 |  |
| 110 | Level 6 | High |
| 111 | Level 7 |  |

Table 1.11.4. Interrupt levels enabled according to the contents of the IPL


## Rewrite the interrupt control register

To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

## Example 1:

INT_SWITCH1:
FCLR I ; Disable interrupts
AND.B \#00h, 0055h ; Clear TAOIC int. priority level and int. request bit.
NOP ; Four NOP instructions are required when using HOLD function
NOP
FSET I ; Enable interrupts.

## Example 2:

INT SWITCH2
FCLR I ; Disable interrupts
AND.B \#00h, 0055h ; Clear TA0IC int. priority level and int. request bit.
MOV.W MEM, RO ; Dummy read.
FSET I ; Enable interrupts

## Example 3:

INT SWITCH3
PUSHC FLG ; Push Flag register onto stack
FCLR I ; Disable interrupts.
AND.B \#00h, 0055h ; Clear TA0IC int. priority level and int. request bit.
POPC FLG ; Enable interrupts.
The reason why two NOP instructions (four when using the HOLD function) or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.
Instructions : AND, OR, BCLR, BSET

## Interrupt Sequence

An interrupt sequence - what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed - is described here.
If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.
In the interrupt sequence, the processor carries out the following in sequence given:
(1) CPU gets the interrupt information (the interrupt number and interrupt request level) by reading address 0000016. After this, the corresponding interrupt request bit becomes " 0 ".
(2) Saves the content of the flag register (FLG) as it was immediately before the start of interrupt sequence in the temporary register (Note) within the CPU.
(3) Sets the interrupt enable flag (I flag), the debug flag (D flag), and the stack pointer select flag (U flag) to " 0 " (the U flag, however does not change if the INT instruction, in software interrupt numbers 32 through 63, is executed)
(4) Saves the content of the temporary register (Note) within the CPU in the stack area.
(5) Saves the content of the program counter (PC) in the stack area.
(6) Sets the interrupt priority level of the accepted instruction in the IPL.

After the interrupt sequence is completed, the processor resumes executing instructions from the first address of the interrupt routine.
Note: This register cannot be utilized by the user.

## Interrupt Response Time

'Interrupt response time' is the period between the instant an interrupt occurs and the instant the first instruction within the interrupt routine has been executed. This time comprises the period from the occurrence of an interrupt to the completion of the instruction under execution at that moment (a) and the time required for executing the interrupt sequence (b). Figure 1.11.4 shows the interrupt response time.

(a) Time from interrupt request is generated to when the instruction then under execution is completed.
(b) Time in which the instruction sequence is executed.

Figure 1.11.4. Interrupt response time

Time (a) is dependent on the instruction under execution. Thirty cycles is the maximum required for the DIVX instruction (without wait).
Time (b) is as shown in Table 1.11.5.

Table 1.11.5. Time required for executing the interrupt sequence

| Interrupt vector address | Stack pointer (SP) value | 16 -Bit bus, without wait | 8-Bit bus, without wait |
| :---: | :---: | :---: | :---: |
| Even | Even | 18 cycles (Note 1) | 20 cycles (Note 1) |
| Even | Odd | 19 cycles (Note 1) | 20 cycles (Note 1) |
| Odd (Note 2) | Even | 19 cycles (Note 1) | 20 cycles (Note 1) |
| Odd (Note 2) | Odd | 20 cycles (Note 1) | 20 cycles (Note 1) |

Note 1: Add 2 cycles in the case of a DBC interrupt; add 1 cycle in the case either of an address match interrupt or of a single-step interrupt.
Note 2: Locate an interrupt vector address in an even address, if possible.


Figure 1.11.5. Time required for executing the interrupt sequence

## Variation of IPL when Interrupt Request is Accepted

If an interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL. If an interrupt request, that does not have an interrupt priority level, is accepted, one of the values shown in Table 1.11.6 is set in the IPL.

Table 1.11.6. Relationship between interrupts without interrupt priority levels and IPL

| Interrupt sources without priority levels | Value set in the IPL |
| :--- | :---: |
| Watchdog timer, $\overline{\text { NMI }}$ | 7 |
| Reset | 0 |
| Other | Not changed |

## Saving Registers

In the interrupt sequence, only the contents of the flag register (FLG) and that of the program counter (PC) are saved in the stack area.
First, the processor saves the four higher-order bits of the program counter, and 4 upper-order bits and 8 lower-order bits of the FLG register, 16 bits in total, in the stack area, then saves 16 lower-order bits of the program counter. Figure 1.11 .6 shows the state of the stack as it was before the acceptance of the interrupt request, and the state the stack after the acceptance of the interrupt request.
Save other necessary registers at the beginning of the interrupt routine using software. Using the PUSHM instruction alone can save all the registers except the stack pointer (SP).


Figure 1.11.6. State of stack before and after acceptance of interrupt request

The operation of saving registers carried out in the interrupt sequence is dependent on whether the content of the stack pointer (Note), at the time of acceptance of an interrupt request, is even or odd. If the content of the stack pointer (Note) is even, the content of the flag register (FLG) and the content of the program counter (PC) are saved, 16 bits at a time. If odd, their contents are saved in two steps, 8 bits at a time. Figure 1.11 .7 shows the operation of the saving registers.
Note: When any INT instruction in software numbers 32 to 63 has been executed, this is the stack pointer indicated by the $U$ flag. Otherwise, it is the interrupt stack pointer (ISP).
(1) Stack pointer (SP) contains even number

(2) Stack pointer (SP) contains odd number


Note: [SP] denotes the initial value of the stack pointer (SP) when interrupt request is acknowledged.
After registers are saved, the SP content is [SP] minus 4.

Figure 1.11.7. Operation of saving registers

## Returning from an Interrupt Routine

Executing the REIT instruction at the end of an interrupt routine returns the contents of the flag register (FLG) as it was immediately before the start of interrupt sequence and the contents of the program counter (PC), both of which have been saved in the stack area. Then control returns to the program that was being executed before the acceptance of the interrupt request, so that the suspended process resumes.
Return the other registers saved by software within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

## Interrupt Priority

If there are two or more interrupt requests occurring at a point in time within a single sampling (checking whether interrupt requests are made), the interrupt assigned a higher priority is accepted.
Assign an arbitrary priority to maskable interrupts (peripheral I/O interrupts) using the interrupt priority level select bit. If the same interrupt priority level is assigned, however, the interrupt assigned a higher hardware priority is accepted.
Priorities of the special interrupts, such as Reset (dealt with as an interrupt assigned the highest priority), watchdog timer interrupt, etc. are regulated by hardware.
Figure 1.11 .8 shows the priorities of hardware interrupts.
Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.

Reset $>\overline{\mathrm{NMI}}>\overline{\mathrm{DBC}}>$ Watchdog timer $>$ Peripheral I/O $>$ Single step $>$ Address match

Figure 1.11.8. Hardware interrupts priorities

## Interrupt resolution circuit

When two or more interrupts are generated simultaneously, this circuit selects the interrupt with the highest priority level. Figure 1.11 .9 shows the circuit that judges the interrupt priority level.


Figure 1.11.9. Maskable interrupts priorities (peripheral I/O interrupts)

## INT Interrupt

$\overline{\text { INT0 }}$ to INT5 are triggered by the edges of external inputs. The edge polarity is selected using the polarity select bit.
Of interrupt control registers, 004816 is used both as serial I/O4 and external interrupt INT5 input control register, and 004916 is used both as serial I/O3 and as external interrupt $\overline{\mathrm{INT}} 4$ input control register. Use the interrupt request cause select bits - bits 6 and 7 of the interrupt request cause select register (035F16) - to specify which interrupt request cause to select. After having set an interrupt request cause, be sure to clear the corresponding interrupt request bit before enabling an interrupt.
Either of the interrupt control registers - 004816, 004916-has the polarity-switching bit. Be sure to set this bit to "0" to select an serial I/O as the interrupt request cause.
As for external interrupt input, an interrupt can be generated both at the rising edge and at the falling edge by setting " 1 " in the INTi interrupt polarity switching bit of the interrupt request cause select register (035F16). To select both edges, set the polarity switching bit of the corresponding interrupt control register to 'falling edge' ("0").
Figure 1.11 .10 shows the Interrupt request cause select register.


Figure 1.11.10. Interrupt request cause select register

## NMI Interrupt

An $\overline{\mathrm{NMI}}$ interrupt is generated when the input to the $\mathrm{P} 85 / \overline{\mathrm{NMI}}$ pin changes from " H " to " L ". The $\overline{\mathrm{NMI}}$ interrupt is a non-maskable external interrupt. The pin level can be checked in the port P85 register (bit 5 at address 03F016).
This pin cannot be used as a normal port input.

## Key Input Interrupt

If the direction register of any of P 104 to P 107 is set for input and a falling edge is input to that port, a key input interrupt is generated. A key input interrupt can also be used as a key-on wakeup function for cancelling the wait mode or stop mode. However, if you intend to use the key input interrupt, do not use P104 to P107 as A-D input ports. Figure 1.11 .11 shows the block diagram of the key input interrupt. Note that if an " $L$ " level is input to any pin that has not been disabled for input, inputs to the other pins are not detected as an interrupt.


Figure 1.11.11. Block diagram of key input interrupt

## Address Match Interrupt

An address match interrupt is generated when the address match interrupt address register contents match the program counter value. Two address match interrupts can be set, each of which can be enabled and disabled by an address match interrupt enable bit. Address match interrupts are not affected by the interrupt enable flag (I flag) and processor interrupt priority level (IPL). For an address match interrupt, the value of the program counter (PC) that is saved to the stack area varies depending on the instruction being executed. Note that when using the external data bus in width of 8 bits, the address match interrupt cannot be used for external area.
Figure 1.11 .12 shows the address match interrupt-related registers.


Figure 1.11.12. Address match interrupt-related registers

## Precautions for Interrupts

## (1) Reading address 0000016

- When maskable interrupt is occurred, CPU reads the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence.
The interrupt request bit of the certain interrupt written in address 0000016 will then be set to " 0 ".
Even if the address 0000016 is read out by software, " 0 " is set to the enabled highest priority interrupt source request bit. Therefore interrupt can be canceled and unexpected interrupt can occur.
Do not read address 0000016 by software.


## (2) Setting the stack pointer

- The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt. When using the NMI interrupt, initialize the stack pointer at the beginning of a program. Concerning the first instruction immediately after reset, generating any interrupts including the $\overline{\text { NMI }}$ interrupt is prohibited.


## (3) The NMI interrupt

-The NMI interrupt can not be disabled. Be sure to connect NMI pin to Vcc via a pull-up resistor if unused. Be sure to work on it.

- The NMI pin also serves as P85, which is exclusively input. Reading the contents of the P8 register allows reading the pin value. Use the reading of this pin only for establishing the pin level at the time when the NMI interrupt is input.
- Do not reset the CPU with the input to the NMI pin being in the " $L$ " state.
- Do not attempt to go into stop mode with the input to the NMI pin being in the "L" state. With the input to the NMI being in the "L" state, the CM10 is fixed to " 0 ", so attempting to go into stop mode is turned down.
- Do not attempt to go into wait mode with the input to the NMI pin being in the "L" state. With the input to the NMI pin being in the "L" state, the CPU stops but the oscillation does not stop, so no power is saved. In this instance, the CPU is returned to the normal state by a later interrupt.
- Signals input to the NMI pin require an "L" level of 1 clock or more, from the operation clock of the CPU.


## (4) External interrupt

- Either an "L" level or an "H" level of at least 250 ns width is necessary for the signal input to pins $\mathbb{I N T 0}$ through $\overline{\text { INT5 }}$ regardless of the CPU operation clock.
- When the polarity of the $\mathbb{N T T 0}$ to $\mathbb{I N T 5}$ pins is changed, the interrupt request bit is sometimes set to " 1 ". After changing the polarity, set the interrupt request bit to " 0 ". Figure 1.11 .13 shows the procedure for changing the INT interrupt generate factor.


Figure 1.11.13. Switching condition of INT interrupt request

## (5) Rewrite the interrupt control register

- To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:


## Example 1:

## INT SWITCH1:

| FCLR | I | ; Disable interrupts. |
| :--- | :--- | :--- |
| AND.B | $\# 00 \mathrm{~h}, 0055 \mathrm{~h}$ | ; Clear TAOIC int. priority level and int. request bit. |
| NOP |  | ; Four NOP instructions are required when using HOLD function. |
| NOP |  | ; Enable interrupts. |

## Example 2:

INT_SWITCH2:
FCLR I ; Disable interrupts.
AND.B \#00h, 0055h ; Clear TAOIC int. priority level and int. request bit.
MOV.W MEM, RO ; Dummy read.
FSET I ; Enable interrupts.

## Example 3:

INT_SWITCH3:
PUSHC FLG ; Push Flag register onto stack
FCLR I ; Disable interrupts.
AND.B \#00h, 0055h ; Clear TA0IC int. priority level and int. request bit.
POPC FLG ; Enable interrupts.
The reason why two NOP instructions (four when using the HOLD function) or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

- When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.
Instructions : AND, OR, BCLR, BSET


## Watchdog Timer

The watchdog timer has the function of detecting when the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer is a 15 -bit counter which down-counts the clock derived by dividing the BCLK using the prescaler. A watchdog timer interrupt is generated when an underflow occurs in the watchdog timer. When XIN is selected for the BCLK, bit 7 of the watchdog timer control register (address 000F16) selects the prescaler division ratio (by 16 or by 128). When XCIN is selected as the BCLK, the prescaler is set for division by 2 regardless of bit 7 of the watchdog timer control register (address 000F16). Thus the watchdog timer's period can be calculated as given below. The watchdog timer's period is, however, subject to an error due to the prescaler.

## With XIN chosen for BCLK

## Watchdog timer period = <br> prescaler dividing ratio ( $\mathbf{1 6}$ or 128 ) X watchdog timer count (32768) BCLK

## With XcIN chosen for BCLK

## Watchdog timer period = <br> prescaler dividing ratio (2) $X$ watchdog timer count (32768) <br> BCLK

For example, suppose that BCLK runs at 16 MHz and that 16 has been chosen for the dividing ratio of the prescaler, then the watchdog timer's period becomes approximately 32.8 ms .

The watchdog timer is initialized by writing to the watchdog timer start register (address 000E16) and when a watchdog timer interrupt request is generated. The prescaler is initialized only when the microcomputer is reset. After a reset is cancelled, the watchdog timer and prescaler are both stopped. The count is started by writing to the watchdog timer start register (address 000E16). In stop mode, wait mode and hold state, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released.
Figure 1.12 .1 shows the block diagram of the watchdog timer. Figure 1.12 .2 shows the watchdog timerrelated registers.


Figure 1.12.1. Block diagram of watchdog timer

Watchdog timer control register


Watchdog timer start register


Figure 1.12.2. Watchdog timer control and start registers

## DMAC

This microcomputer has two DMAC (direct memory access controller) channels that allow data to be sent to memory without using the CPU. DMAC shares the same data bus with the CPU. The DMAC is given a higher right of using the bus than the CPU, which leads to working the cycle stealing method. On this account, the operation from the occurrence of DMA transfer request signal to the completion of 1-word (16bit) or 1-byte (8-bit) data transfer can be performed at high speed. Figure 1.13 .1 shows the block diagram of the DMAC. Table 1.13 .1 shows the DMAC specifications. Figures 1.13 .2 to 1.13 .4 show the registers used by the DMAC.


Figure 1.13.1. Block diagram of DMAC

Either a write signal to the software DMA request bit or an interrupt request signal is used as a DMA transfer request signal. But the DMA transfer is affected neither by the interrupt enable flag (l flag) nor by the interrupt priority level. The DMA transfer doesn't affect any interrupts either.
If the DMAC is active (the DMA enable bit is set to 1 ), data transfer starts every time a DMA transfer request signal occurs. If the cycle of the occurrences of DMA transfer request signals is higher than the DMA transfer cycle, there can be instances in which the number of transfer requests doesn't agree with the number of transfers. For details, see the description of the DMA request bit.

Table 1.13.1. DMAC specifications

| Item | Specification |
| :---: | :---: |
| No. of channels | 2 (cycle steal method) |
| Transfer memory space | - From any address in the 1M bytes space to a fixed address <br> - From a fixed address to any address in the 1M bytes space <br> - From a fixed address to a fixed address <br> (Note that DMA-related registers [002016 to 003F16] cannot be accessed) |
| Maximum No. of bytes transferred | 128 K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers) |
| DMA request factors (Note) | Falling edge of $\overline{\mathrm{NTO}}$ or $\overline{\mathrm{INT} 1}$ or both edge Timer A0 to timer A4 interrupt requests Timer B0 to timer B5 interrupt requests UART0 transfer and reception interrupt requests UART1 transfer and reception interrupt requests UART2 transfer and reception interrupt requests Serial I/O3, 4 interrpt requests A-D conversion interrupt requests Software triggers |
| Channel priority | DMA0 takes precedence if DMA0 and DMA1 requests are generated simultaneously |
| Transfer unit | 8 bits or 16 bits |
| Transfer address direction | forward/fixed (forward direction cannot be specified for both source and destination simultaneously) |
| Transfer mode | - Single transfer mode <br> After the transfer counter underflows, the DMA enable bit turns to " 0 ", and the DMAC turns inactive <br> - Repeat transfer mode After the transfer counter underflows, the value of the transfer counter reload register is reloaded to the transfer counter. <br> The DMAC remains active unless a " 0 " is written to the DMA enable bit. |
| DMA interrupt request generation timing | When an underflow occurs in the transfer counter |
| Active | When the DMA enable bit is set to " 1 ", the DMAC is active. When the DMAC is active, data transfer starts every time a DMA transfer request signal occurs. |
| Inactive | - When the DMA enable bit is set to " 0 ", the DMAC is inactive. <br> - After the transfer counter underflows in single transfer mode |
| Reload timing for forward ad dress pointer and transfer counter | At the time of starting data transfer immediately after turning the DMAC active, the value of one of source pointer and destination pointer - the one specified for the forward direction - is reloaded to the forward direction address pointer, and the value of the transfer counter reload register is reloaded to the transfer counter. |
| Writing to register | Registers specified for forward direction transfer are always write enabled. Registers specified for fixed address transfer are write-enabled when the DMA enable bit is " 0 ". |
| Reading the register | Can be read at any time. <br> However, when the DMA enable bit is " 1 ", reading the register set up as the forward register is the same as reading the value of the forward address pointer. |

Note: DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the interrupt enable flag (I flag) nor by the interrupt priority level.

DMA0 request cause select register


Figure 1.13.2. DMAC register (1)

DMA1 request cause select register


DMAi control register


Figure 1.13.3. DMAC register (2)

DMAi source pointer ( $\mathrm{i}=0,1$ )


DMAi destination pointer ( $\mathrm{i}=0,1$ )

| (b23) | (b19) | (b16)(b15) | (b8) |  |  | Symbol <br> DAR0 <br> DAR1 | Address 002616 to 002416 003616 to 003416 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| b7 | b3 | b0 b7 | b0 | b7 | b0 |  |  |  | When reset Indeterminate Indeterminate |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  | Function |  |  |  |  | Transfer address specification | R |
|  |  |  | - Destination pointer Stores the destination address |  |  |  |  | 0000016 to FFFFF16 | O |
|  |  |  | Nothing is assigned. <br> In an attempt to write to these bits, write " 0 ". The value, if read, turns out to be " 0 ". |  |  |  |  |  | - |

DMAi transfer counter ( $\mathrm{i}=0,1$ )


Figure 1.13.4. DMAC register (3)

## (1) Transfer cycle

The transfer cycle consists of the bus cycle in which data is read from memory or from the SFR area (source read) and the bus cycle in which the data is written to memory or to the SFR area (destination write). The number of read and write bus cycles depends on the source and destination addresses. In memory expansion mode and microprocessor mode, the number of read and write bus cycles also depends on the level of the BYTE pin. Also, the bus cycle itself is longer when software waits are inserted.

## (a) Effect of source and destination addresses

When 16 -bit data is transferred on a 16 -bit data bus, and the source and destination both start at odd addresses, there are one more source read cycle and destination write cycle than when the source and destination both start at even addresses.

## (b) Effect of BYTE pin level

When transferring 16 -bit data over an 8 -bit data bus (BYTE pin = " H ") in memory expansion mode and microprocessor mode, the 16 bits of data are sent in two 8-bit blocks. Therefore, two bus cycles are required for reading the data and two are required for writing the data. Also, in contrast to when the CPU accesses internal memory, when the DMAC accesses internal memory (internal ROM, internal RAM, and SFR), these areas are accessed using the data size selected by the BYTE pin.

## (c) Effect of software wait

When the SFR area or a memory area with a software wait is accessed, the number of cycles is increased for the wait by 1 bus cycle. The length of the cycle is determined by BCLK.

Figure 1.13 .5 shows the example of the transfer cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating the transfer cycle, remember to apply the respective conditions to both the destination write cycle and the source read cycle. For example (2) in Figure 1.13 .5 , if data is being transferred in 16 -bit units on an 8 -bit bus, two bus cycles are required for both the source read cycle and the destination write cycle.
(1) 8-bit transfers

16-bit transfers and the source address is even.

(2) 16-bit transfers and the source address is odd Transferring 16-bit data on an 8-bit data bus (In this case, there are also two destination cycles).

(3) One wait is inserted into the source read under the conditions in (1)

(4) One wait is inserted into the source read under the conditions in (2) (When 16-bit data is transferred on an 8-bit data bus, there are two destination cycles).


Note: The same timing changes occur with the respective conditions at the destination as at the source.
Figure 1.13.5. Example of the transfer cycles for a source read

## (2) DMAC transfer cycles

Any combination of even or odd transfer read and write addresses is possible. Table 1.13 .2 shows the number of DMAC transfer cycles.
The number of DMAC transfer cycles can be calculated as follows:

No. of transfer cycles per transfer unit $=$ No. of read cycles $\times \mathrm{j}+$ No. of write cycles $\times \mathrm{k}$
Table 1.13.2. No. of DMAC transfer cycles

| Transfer unit | Bus width | Access address | Single-chip mode |  | Memory expansion mode Microprocessor mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | No. of read cycles | No. of write cycles | No. of read cycles | No. of write cycles |
| 8-bit transfers (DMBIT= "1") | 16-bit | Even | 1 | 1 | 1 | 1 |
|  | (BYTE= "L") | Odd | 1 | 1 | 1 | 1 |
|  | 8-bit | Even | - | - | 1 | 1 |
|  | (BYTE = "H") | Odd | - | - | 1 | 1 |
| 16-bit transfers (DMBIT= "0") | 16-bit | Even | 1 | 1 | 1 | 1 |
|  | $(\mathrm{BYTE}=$ "L") | Odd | 2 | 2 | 2 | 2 |
|  | 8-bit | Even | - | - | 2 | 2 |
|  | (BYTE = " ${ }^{\text {" }}$ ) | Odd | - | - | 2 | 2 |

Coefficient j, k

| Internal memory |  |  | External memory |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Internal ROM/RAM <br> No wait | Internal ROM/RAM <br> With wait | SFR area | Separate bus <br> No wait | Separate bus <br> With wait | Multiplex <br> bus |
| 1 | 2 | 2 | 1 | 2 | 3 |

## DMA enable bit

Setting the DMA enable bit to " 1 " makes the DMAC active. The DMAC carries out the following operations at the time data transfer starts immediately after DMAC is turned active.
(1) Reloads the value of one of the source pointer and the destination pointer - the one specified for the forward direction - to the forward direction address pointer.
(2) Reloads the value of the transfer counter reload register to the transfer counter.

Thus overwriting " 1 " to the DMA enable bit with the DMAC being active carries out the operations given above, so the DMAC operates again from the initial state at the instant " 1 " is overwritten to the DMA enable bit.

## DMA request bit

The DMAC can generate a DMA transfer request signal triggered by a factor chosen in advance out of DMA request factors for each channel.
DMA request factors include the following.

* Factors effected by using the interrupt request signals from the built-in peripheral functions and software DMA factors (internal factors) effected by a program.
* External factors effected by utilizing the input from external interrupt signals.

For the selection of DMA request factors, see the descriptions of the DMAi factor selection register.
The DMA request bit turns to " 1 " if the DMA transfer request signal occurs regardless of the DMAC's state (regardless of whether the DMA enable bit is set to " 1 " or " 0 "). It turns to " 0 " immediately before data transfer starts.
In addition, it can be set to " 0 " by use of a program, but cannot be set to " 1 ".
There can be instances in which a change in DMA request factor selection bit causes the DMA request bit to turn to " 1 ". So be sure to set the DMA request bit to " 0 " after the DMA request factor selection bit is changed.
The DMA request bit turns to " 1 " if a DMA transfer request signal occurs, and turns to "0" immediately before data transfer starts. If the DMAC is active, data transfer starts immediately, so the value of the DMA request bit, if read by use of a program, turns out to be " 0 " in most cases. To examine whether the DMAC is active, read the DMA enable bit.
Here follows the timing of changes in the DMA request bit.

## (1) Internal factors

Except the DMA request factors triggered by software, the timing for the DMA request bit to turn to " 1 " due to an internal factor is the same as the timing for the interrupt request bit of the interrupt control register to turn to " 1 " due to several factors.
Turning the DMA request bit to " 0 " due to an internal factor is timed to be effected immediately before the transfer starts.

## (2) External factors

An external factor is a factor caused to occur by the leading edge of input from the INTi pin (i depends on which DMAC channel is used).
Selecting the INTi pins as external factors using the DMA request factor selection bit causes input from these pins to become the DMA transfer request signals.
The timing for the DMA request bit to turn to " 1 " when an external factor is selected synchronizes with the signal's edge applicable to the function specified by the DMA request factor selection bit (synchronizes with the trailing edge of the input signal to each INTi pin, for example).
With an external factor selected, the DMA request bit is timed to turn to " 0 " immediately before data transfer starts similarly to the state in which an internal factor is selected.

## (3) The priorities of channels and DMA transfer timing

If a DMA transfer request signal falls on a single sampling cycle (a sampling cycle means one period from the leading edge to the trailing edge of BCLK), the DMA request bits of applicable channels concurrently turn to " 1 ". If the channels are active at that moment, DMA0 is given a high priority to start data transfer. When DMAO finishes data transfer, it gives the bus right to the CPU. When the CPU finishes single bus access, then DMA1 starts data transfer and gives the bus right to the CPU.
An example in which DMA transfer is carried out in minimum cycles at the time when DMA transfer request signals due to external factors concurrently occur.
Figure 1.13.6 An example of DMA transfer effected by external factors.


Figure 1.13.6. An example of DMA transfer effected by external factors

## Timer

There are eleven 16 -bit timers. These timers can be classified by function into timers A (five) and timers B (six). All these timers function independently. Figures 1.14.1 and 1.14.2 show the block diagram of timers.


Figure 1.14.1. Timer A block diagram


Figure 1.14.2. Timer B block diagram

## Timer A

Figure 1.14 .3 shows the block diagram of timer A. Figures 1.14 .4 to 1.14 .6 show the timer A-related registers.
Except in event counter mode, timers A0 through A4 all have the same function. Use the timer Ai mode register ( $\mathrm{i}=0$ to 4 ) bits 0 and 1 to choose the desired mode.
Timer A has the four operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external source or a timer over flow.
- One-shot timer mode: The timer stops counting when the count reaches "000016".
- Pulse width modulation (PWM) mode: The timer outputs pulses of a given width.


Figure 1.14.3. Block diagram of timer A


Figure 1.14.4. Timer A-related registers (1)

## Timer Ai register (Note 1)



Note 1: Read and write data in 16-bit units.
Note 2: When the timer Ai register is set to " 000016 ", the counter does not operate and the timer Ai interrupt request is not generated. When the pulse is set to output, the pulse does not output from the TAiout pin.
Note 3: When the timer Ai register is set to " 000016 ", the pulse width modulator does not operate and the output level of the TAiOut pin remains "L" level, therefore the timer Ai interrupt request is not generated. This also occurs in the 8 -bit pulse width modulator mode when the significant 8 high-order bits in the timer Ai register are set to " 0016 ".
Note 4: Use MOV instruction to write to this register.
Count start flag


Up/down flag (Note 1)


Note 1: Use MOV instruction to write to this register.
Note 2: Set the TAiln and TAiout pins correspondent port direction registers to " 0 ".
Figure 1.14.5. Timer A-related registers (2)

## One-shot start flag



Note: Set the corresponding port direction register to "0".

## Trigger select register



Note: Set the corresponding port direction register to " 0 ".

## Clock prescaler reset flag



Figure 1.14.6. Timer A-related registers (3)

## (1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 1.14.1.) Figure 1.14.7 shows the timer Ai mode register in timer mode.

Table 1.14.1. Specifications of timer mode

| Item | Specification |
| :---: | :---: |
| Count source | f1, f8, f32, fc32 |
| Count operation | - Down count <br> - When the timer underflows, it reloads the reload register contents before continuing counting |
| Divide ratio | 1/(n+1) n : Set value |
| Count start condition | Count start flag is set ( $=1$ ) |
| Count stop condition | Count start flag is reset ( $=0$ ) |
| Interrupt request generation timing | When the timer underflows |
| TAiln pin function | Programmable I/O port or gate input |
| TAiout pin function | Programmable I/O port or pulse output |
| Read from timer | Count value can be read out by reading timer Ai register |
| Write to timer | - When counting stopped <br> When a value is written to timer Ai register, it is written to both reload register and counter <br> - When counting in progress <br> When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time) |
| Select function | - Gate function <br> Counting can be started and stopped by the TAiln pin's input signal <br> - Pulse output function <br> Each time the timer underflows, the TAiout pin's polarity is reversed |

Timer Ai mode register


Note 1: The settings of the corresponding port register and port direction register are invalid.
Note 2: The bit can be " 0 " or " 1 ".
Note 3: Set the corresponding port direction register to "0".
Figure 1.14.7. Timer Ai mode register in timer mode

## (2) Event counter mode

In this mode, the timer counts an external signal or an internal timer's overflow. Timers A0 and A1 can count a single-phase external signal. Timers A2, A3, and A4 can count a single-phase and a two-phase external signal. Table 1.14.2 lists timer specifications when counting a single-phase external signal.
Figure 1.14 .8 shows the timer Ai mode register in event counter mode.
Table 1.14.3 lists timer specifications when counting a two-phase external signal. Figure 1.14 .9 shows the timer Ai mode register in event counter mode.
Table 1.14.2. Timer specifications in event counter mode (when not processing two-phase pulse signal)

| Item | Specification |
| :--- | :--- |
| Count source | - External signals input to TAiln pin (effective edge can be selected by software) <br> - TB2 overflow, TAj overflow |
| Count operation | - Up count or down count can be selected by external signal or software <br> - When the timer overflows or underflows, it reloads the reload register con <br> tents before continuing counting (Note) |
| Divide ratio | $1 /($ FFFF16 - $\mathrm{n}+1$ ) for up count <br> $1 /(\mathrm{n}+1)$ for down count$\quad \mathrm{n}:$ Set value |
| Count start condition | Count start flag is set ( $=1$ ) |
| Count stop condition | Count start flag is reset (= 0) |
| Interrupt request generation timing | The timer overflows or underflows |
| TAiln pin function | Programmable I/O port or count source input |
| TAiout pin function | Programmable I/O port, pulse output, or up/down count select input |
| Read from timer | Count value can be read out by reading timer Ai register |
| Write to timer | When counting stopped <br> - When counting in progress <br> When a value is written to timer Ai register, it is written to only reload register <br> (Transferred to counter at next reload time) |
| Select function | Free-run count function <br> Even when the timer overflows or underflows, the reload register content is not reloaded to it <br> - Pulse output function <br> Each time the timer overflows or underflows, the TAiout pin's polarity is reversed |

Note: This does not apply when the free-run function is selected.


Figure 1.14.8. Timer Ai mode register in event counter mode

Table 1.14.3. Timer specifications in event counter mode (when processing two-phase pulse signal with timers A2, A3, and A4)

| Item | Specification |
| :---: | :---: |
| Count source | - Two-phase pulse signals input to TAiln or TAiout pin |
| Count operation | - Up count or down count can be selected by two-phase pulse signal <br> - When the timer overflows or underflows, the reload register content is reloaded and the timer starts over again (Note 1) |
| Divide ratio | 1/ (FFFF16-n+1) for up count <br> $1 /(n+1)$ for down count $n$ : Set value |
| Count start condition | Count start flag is set (=1) |
| Count stop condition | Count start flag is reset (=0) |
| Interrupt request generation timing | Timer overflows or underflows |
| TAiln pin function | Two-phase pulse input (Set the TAiln pin correspondent port direction register to "0".) |
| TAiOUT pin function | Two-phase pulse input (Set the TAiout pin correspondent port direction register to "0".) |
| Read from timer | Count value can be read out by reading timer A2, A3, or A4 register |
| Write to timer | - When counting stopped <br> When a value is written to timer $\mathrm{A} 2, \mathrm{~A} 3$, or A 4 register, it is written to both reload register and counter <br> - When counting in progress <br> When a value is written to timer A2, A3, or A4 register, it is written to only reload register. (Transferred to counter at next reload time.) |
| Select function (Note 2) | - Normal processing operation (timer A2 and timer A3) <br> The timer counts up rising edges or counts down falling edges on the TAiln pin when input signal on the TAiout pin is " H ". <br> - Multiply-by-4 processing operation (timer A3 and timer A4) <br> If the phase relationship is such that the TAiln pin goes " H " when the input signal on the TAiout pin is " H ", the timer counts up rising and falling edges on the TAiout and TAiln pins. If the phase relationship is such that the TAiln pin goes "L" when the input signal on the TAiout pin is " H ", the timer counts down rising and falling edges on the TAiout and TAiln pins. <br> TAiOUT <br> TAiln <br> ( $\mathrm{i}=3,4$ ) |

Note 1: This does not apply when the free-run function is selected.
Note 2: Timer A3 alone can be selected. Timer A2 is fixed to normal processing operation, and timer A4 is fixed to multiply-by-4 processing operation.

Timer Ai mode register
(When using two-phase pulse signal processing)


Note 1: This bit is valid for timer A3 mode register. Timer A2 is fixed to normal processing operation, and timer A4 is fixed to multiply-by-4 processing operation.
Note 2: When performing two-phase pulse signal processing, make sure the two-phase pulse signal processing operation select bit (address 038416) is set to "1". Also, always be sure to set the event/trigger select bit (addresses 038216 and 038316 ) to " 00 ".

Figure 1.14.9. Timer Ai mode register in event counter mode

## (3) One-shot timer mode

In this mode, the timer operates only once. (See Table 1.14.4.) When a trigger occurs, the timer starts up and continues operating for a given period. Figure 1.14 .10 shows the timer Ai mode register in one-shot timer mode.
Table 1.14.4. Timer specifications in one-shot timer mode

| Item | Specification |
| :---: | :---: |
| Count source | f1, f8, f32, fC32 |
| Count operation | - The timer counts down <br> - When the count reaches 000016 , the timer stops counting after reloading a new count <br> - If a trigger occurs when counting, the timer reloads a new count and restarts counting |
| Divide ratio | 1/n n : Set value |
| Count start condition | - An external trigger is input <br> - The timer overflows <br> - The one-shot start flag is set (=1) |
| Count stop condition | - A new count is reloaded after the count has reached 000016 <br> - The count start flag is reset $(=0)$ |
| Interrupt request generation timing | The count reaches 000016 |
| TAils pin function | Programmable I/O port or trigger input |
| TAiOUT pin function | Programmable I/O port or pulse output |
| Read from timer | When timer Ai register is read, it indicates an indeterminate value |
| Write to timer | - When counting stopped <br> When a value is written to timer Ai register, it is written to both reload register and counter <br> - When counting in progress When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time) |



Figure 1.14.10. Timer Ai mode register in one-shot timer mode

## (4) Pulse width modulation (PWM) mode

In this mode, the timer outputs pulses of a given width in succession. (See Table 1.14.5.) In this mode, the counter functions as either a 16-bit pulse width modulator or an 8 -bit pulse width modulator. Figure 1.14.11 shows the timer Ai mode register in pulse width modulation mode. Figure 1.14 .12 shows the example of how a 16 -bit pulse width modulator operates. Figure 1.14 .13 shows the example of how an 8 bit pulse width modulator operates.

Table 1.14.5. Timer specifications in pulse width modulation mode

| Item | Specification |
| :---: | :---: |
| Count source | f1, f8, f32, fC32 |
| Count operation | - The timer counts down (operating as an 8-bit or a 16 -bit pulse width modulator) <br> - The timer reloads a new count at a rising edge of PWM pulse and continues counting <br> - The timer is not affected by a trigger that occurs when counting |
| 16-bit PWM | - High level width $n / \mathrm{fi} \mathrm{n}$ : Set value <br> - Cycle time $\quad\left(2^{16}-1\right) /$ fi fixed |
| 8-bit PWM | - High level width $\mathrm{n} \times(\mathrm{m}+1) / \mathrm{fi} \quad \mathrm{n}$ : values set to timer Ai register's high-order address <br> - Cycle time $\quad\left(2^{8}-1\right) \times(\mathrm{m}+1) / \mathrm{fi} \quad \mathrm{m}$ : values set to timer Ai register's low-order address |
| Count start condition | - External trigger is input <br> - The timer overflows <br> - The count start flag is set $(=1)$ |
| Count stop condition | - The count start flag is reset (=0) |
| Interrupt request generation timing | PWM pulse goes "L" |
| TAils pin function | Programmable I/O port or trigger input |
| TAiOUT pin function | Pulse output |
| Read from timer | When timer Ai register is read, it indicates an indeterminate value |
| Write to timer | - When counting stopped When a value is written to timer Ai register, it is written to both reload register and counter <br> - When counting in progress When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time) |



Figure 1.14.11. Timer Ai mode register in pulse width modulation mode


Figure 1.14.12. Example of how a 16 -bit pulse width modulator operates


Figure 1.14.13. Example of how an 8-bit pulse width modulator operates

## Timer B

Figure 1.14.14 shows the block diagram of timer B. Figures 1.14 .15 and 1.14 .16 show the timer B-related registers.
Use the timer Bi mode register ( $\mathrm{i}=0$ to 5 ) bits 0 and 1 to choose the desired mode.
Timer B has three operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external source or a timer overflow.
- Pulse period/pulse width measuring mode: The timer measures an external signal's pulse period or pulse width.


Figure 1.14.14. Block diagram of timer B


Figure 1.14.15. Timer B-related registers (1)


Figure 1.14.16. Timer B-related registers (2)

## (1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 1.14.6.) Figure 1.14.17 shows the timer Bi mode register in timer mode.

Table 1.14.6. Timer specifications in timer mode

| Item | Specification |
| :---: | :---: |
| Count source | f1, f8, f32, fc32 |
| Count operation | - Counts down <br> - When the timer underflows, it reloads the reload register contents before continuing counting |
| Divide ratio | $1 /(\mathrm{n}+1) \quad \mathrm{n}$ : Set value |
| Count start condition | Count start flag is set (=1) |
| Count stop condition | Count start flag is reset ( $=0$ ) |
| Interrupt request generation timing | The timer underflows |
| TBiln pin function | Programmable I/O port |
| Read from timer | Count value is read out by reading timer Bi register |
| Write to timer | - When counting stopped <br> When a value is written to timer Bi register, it is written to both reload register and counter <br> - When counting in progress <br> When a value is written to timer Bi register, it is written to only reload register (Transferred to counter at next reload time) |

Timer Bi mode register

$\begin{array}{lc}\text { Symbol } & \text { Address } \\ \text { TBiMR( } \mathrm{i}=0 \text { to } 5) & \text { 039B16 to 039D16 }\end{array}$ 035B16 to 035D16

When reset
00XX00002 00XX00002

| Bit symbol | Bit name | Function | R | W |
| :---: | :---: | :---: | :---: | :---: |
| TMOD0 | Operation mode select bit | 00 :Timer mode | $\bigcirc$ | $\bigcirc$ |
| TMOD1 |  |  | $\bigcirc$ | $\bigcirc$ |
| MR0 | Invalid in timer mode Can be " 0 " or " 1 " |  | $\bigcirc$ | $\bigcirc$ |
| MR1 |  |  | $\bigcirc$ | $\bigcirc$ |
| MR2 | 0 (Fixed to "0" in timer mode ; $\mathrm{i}=0,3$ ) |  | $\begin{gathered} \text { Oote 1 } \end{gathered}$ | $\bigcirc$ |
|  | Nothing is assigned $(i=1,2,4,5)$. In an attempt to write to this bit, write " 0 ". The value, if read, turns out to be indeterminate. |  | (Note 2) | $\times$ |
| MR3 | Invalid in timer mode. <br> In an attempt to write to this bit, write " 0 ". The value, if read in timer mode, turns out to be indeterminate. |  | O | $\times$ |
| TCKO | Count source select bit | $\begin{aligned} & \mathrm{b7} 76 \\ & 00: f 1 \end{aligned}$ | O | $\bigcirc$ |
| TCK1 |  | $\begin{aligned} & 10: \text { f32 } \\ & 11: \text { fc32 } \end{aligned}$ | O | $\bigcirc$ |

Note 1: Timer B0, timer B3.
Note 2: Timer B1, timer B2, timer B4, timer B5.

Figure 1.14.17. Timer Bi mode register in timer mode

## (2) Event counter mode

In this mode, the timer counts an external signal or an internal timer's overflow. (See Table 1.14.7.) Figure 1.14.18 shows the timer Bi mode register in event counter mode.

Table 1.14.7. Timer specifications in event counter mode

| Item | Specification |
| :---: | :---: |
| Count source | - External signals input to TBiin pin <br> - Effective edge of count source can be a rising edge, a falling edge, or falling and rising edges as selected by software |
| Count operation | - Counts down <br> - When the timer underflows, it reloads the reload register contents before continuing counting |
| Divide ratio | 1/(n+1) $n$ : Set value |
| Count start condition | Count start flag is set (=1) |
| Count stop condition | Count start flag is reset (=0) |
| Interrupt request generation timing | The timer underflows |
| TBiln pin function | Count source input |
| Read from timer | Count value can be read out by reading timer Bi register |
| Write to timer | - When counting stopped <br> When a value is written to timer Bi register, it is written to both reload register and counter <br> -When counting in progress <br> When a value is written to timer Bi register, it is written to only reload register (Transferred to counter at next reload time) |



Figure 1.14.18. Timer Bi mode register in event counter mode

## (3) Pulse period/pulse width measurement mode

In this mode, the timer measures the pulse period or pulse width of an external signal. (See Table 1.14.8.) Figure 1.14.19 shows the timer Bi mode register in pulse period/pulse width measurement mode. Figure 1.14.20 shows the operation timing when measuring a pulse period. Figure 1.14 .21 shows the operation timing when measuring a pulse width.

Table 1.14.8. Timer specifications in pulse period/pulse width measurement mode

| Item | Specification |
| :---: | :---: |
| Count source | f1, f8, f32, fc32 |
| Count operation | - Up count <br> - Counter value " 000016 " is transferred to reload register at measurement pulse's effective edge and the timer continues counting |
| Count start condition | Count start flag is set ( $=1$ ) |
| Count stop condition | Count start flag is reset ( $=0$ ) |
| Interrupt request generation timing | - When measurement pulse's effective edge is input (Note 1) <br> -When an overflow occurs. (Simultaneously, the timer Bi overflow flag changes to " 1 ". The timer Bi overflow flag changes to " 0 " when the count start flag is " 1 " and a value is written to the timer Bi mode register.) |
| TBiln pin function | Measurement pulse input |
| Read from timer | When timer Bi register is read, it indicates the reload register's content (measurement result) (Note 2) |
| Write to timer | Cannot be written to |

Note 1: An interrupt request is not generated when the first effective edge is input after the timer has started counting.
Note 2: The value read out from the timer Bi register is indeterminate until the second effective edge is input after the timer has started counting.


Figure 1.14.19. Timer Bi mode register in pulse period/pulse width measurement mode


Figure 1.14.20. Operation timing when measuring a pulse period


Figure 1.14.21. Operation timing when measuring a pulse width

## Timers' functions for three-phase motor control

Use of more than one built-in timer A and timer B provides the means of outputting three-phase motor driving waveforms.
Figures 1.15 .1 to 1.15 .3 show registers related to timers for three-phase motor control.

Three-phase PWM control register 0


Note 1: No value other than " 0 " can be written
Note 2: Selecting three-phase PWM output mode causes P80, P81, and P72 through P75 to output U, $\bar{U}, V, \bar{V}, W$, and $\bar{W}$, and works the timer for setting short circuit prevention time, the U, V, W phase output control circuits, and the circuit for setting timer B2 interrupt frequency.
Note 3: In triangular wave modulation mode:
The short circuit prevention timer starts in synchronization with the falling edge of timer Ai output.
The data transfer from the three-phase buffer register to the three-phase output shift register is made only once in synchronization with the transfer trigger signal after writing to the three-phase output buffer register.
In sawtooth wave modulation mode:
The short circuit prevention timer starts in synchronization with the falling edge of timer A output and with the transfer trigger signal. The data transfer from the three-phase output buffer register to the three-phase output shift register is made with respect to every transfer trigger.
Note 4: To write "1" to bit 1 (INV01) of the three-phase PWM control register 0 , set in advance the content of the timer B2 interrupt occurrences frequency set counter.

Three-phase PWM control register 1


Note : To use three-phase PWM output mode, write "1" to INV12.
Figure 1.15.1. Registers related to timers for three-phase motor control

Three-phase output buffer register 0


Three-phase output buffer register 1


Note: When executing read instruction of this register, the contents of three-phase shift register is read out.

Dead time timer (Note)

| Function | Values that can be set | R | W |
| :--- | :--- | :--- | :--- |
| Set dead time timer | 1 to 255 | - | $O$ |

Note: Use MOV instruction to write to this register.

Timer B2 interrupt occurrences frequency set counter (Note 1, 2, 3)

| b3 bo | Symbol Address <br> ICTB2 034D16 | When reset Indeterminate |  |
| :---: | :---: | :---: | :---: |
| ' | Function | Values that can be set | R W |
|  | Set occurrence frequency of timer B2 interrupt request | 1 to 15 | -: 0 |

Note 1: In setting 1 to bit 1 (INV01) - the effective interrupt output specification bit - of threephase PWM control register 0 , do not change the B2 interrupt occurrences frequency set counter to deal with the timer function for three-phase motor control.
Note 2: Do not write at the timing of an overflow occurrence in timer B2.
Note 3: Use MOV instruction to write to this register.

Figure 1.15.2. Registers related to timers for three-phase motor control


Figure 1.15.3. Registers related to timers for three-phase motor control

## Three-phase motor driving waveform output mode (three-phase PWM output mode)

Setting "1" in the mode select bit (bit 2 at 034816) shown in Figure 1.15.1-causes three-phase PWM output mode that uses four timers A1, A2, A4, and B2 to be selected. As shown in Figure 1.15.4, set timers A1, A2, and A4 in one-shot timer mode, set the trigger in timer B2, and set timer B2 in timer mode using the respective timer mode registers.


Timer B2 mode register


Figure 1.15.4. Timer mode registers in three-phase PWM output mode

Figure 1.15.5 shows the block diagram for three-phase PWM output mode. In three-phase PWM output mode, the positive-phase waveforms (U phase, V phase, and W phase) and negative waveforms (U phase, $\bar{V}$ phase, and $\bar{W}$ phase), six waveforms in total, are output from P80, P81, P72, P73, P74, and P75 as active on the "L" level. Of the timers used in this mode, timer A4 controls the $U$ phase and $\bar{U}$ phase, timer A 1 controls the V phase and $\overline{\mathrm{V}}$ phase, and timer A 2 controls the W phase and $\overline{\mathrm{W}}$ phase respectively; timer B2 controls the periods of one-shot pulse output from timers A4, A1, and A2.
In outputting a waveform, dead time can be set so as to cause the " L " level of the positive waveform output (U phase, V phase, and $W$ phase) not to lap over the "L" level of the negative waveform output ( $\bar{U}$ phase, $\overline{\mathrm{V}}$ phase, and W phase).
To set short circuit time, use three 8 -bit timers sharing the reload register for setting dead time. A value from 1 through 255 can be set as the count of the timer for setting dead time. The timer for setting dead time works as a one-shot timer. If a value is written to the dead time timer ( 034 C 16 ), the value is written to the reload register shared by the three timers for setting dead time.
Any of the timers for setting dead time takes the value of the reload register into its counter, if a start trigger comes from its corresponding timer, and performs a down count in line with the clock source selected by the dead time timer count source select bit (bit 2 at 034916). The timer can receive another trigger again before the workings due to the previous trigger are completed. In this instance, the timer performs a down count from the reload register's content after its transfer, provoked by the trigger, to the timer for setting dead time.
Since the timer for setting dead time works as a one-shot timer, it starts outputting pulses if a trigger comes; it stops outputting pulses as soon as its content becomes 0016, and waits for the next trigger to come.
The positive waveforms (U phase, V phase, and W phase) and the negative waveforms ( $\bar{U}$ phase, $\overline{\mathrm{V}}$ phase, and W phase) in three-phase PWM output mode are output from respective ports by means of setting " 1 " in the output control bit (bit 3 at 034816). Setting " 0 " in this bit causes the ports to be the state of set by port direction register. This bit can be set to "0" not only by use of the applicable instruction, but by entering a falling edge in the NMI terminal or by resetting. Also, if " 1 " is set in the positive and negative phases concurrent $L$ output disable function enable bit (bit 4 at 034816) causes one of the pairs of $U$ phase and $\bar{U}$ phase, $V$ phase and $\bar{V}$ phase, and $W$ phase and $\bar{W}$ phase concurrently go to " L ", as a result, the port becomes the state of set by port direction register.


Figure 1.15.5. Block diagram for three-phase PWM output mode

## Triangular wave modulation

To generate a PWM waveform of triangular wave modulation, set " 0 " in the modulation mode select bit (bit 6 at 034816). Also, set " 1 " in the timers A4-1, A1-1, A2-1 control bit (bit 1 at 034916). In this mode, each of timers A4, A1, and A2 has two timer registers, and alternately reloads the timer register's content to the counter every time timer B2 counter's content becomes 000016. If " 0 " is set to the effective interrupt output specification bit (bit 1 at 034816), the frequency of interrupt requests that occur every time the timer B2 counter's value becomes 000016 can be set by use of the timer B2 counter (034D16) for setting the frequency of interrupt occurrences. The frequency of occurrences is given by (setting; setting $\neq 0$ ). Setting " 1 " in the effective interrupt output specification bit (bit 1 at 034816) provides the means to choose which value of the timer A1 reload control signal to use, " 0 " or " 1 ", to cause timer B2's interrupt request to occur. To make this selection, use the effective interrupt output polarity selection bit (bit 0 at 034816).
An example of $U$ phase waveform is shown in Figure 1.15.6, and the description of waveform output workings is given below. Set " 1 " in DU0 (bit 0 at 034A16). And set " 0 " in DUB0 (bit 1 at 034A16). In addition, set "0" in DU1 (bit 0 at 034B16) and set " 1 " in DUB1 (bit 1 at 034B16). Also, set " 0 " in the effective interrupt output specification bit (bit 1 at 034816) to set a value in the timer B2 interrupt occurrence frequency set counter. By this setting, a timer B2 interrupt occurs when the timer B2 counter's content becomes 000016 as many as (setting) times. Furthermore, set " 1 " in the effective interrupt output specification bit (bit 1 at 034816), set "0" in the effective interrupt output polarity select bit (bit 0 at 034816 ) and set "1" in the interrupt occurrence frequency set counter (034D16). These settings cause a timer B2 interrupt to occur every other interval when the U phase output goes to "H".
When the timer B2 counter's content becomes 000016, timer A4 starts outputting one-shot pulses. In this instance, the content of DU1 (bit 0 at 034B16) and that of DU0 (bit 0 at 034A16) are set in the three-phase output shift register (U phase), the content of DUB1 (bit 1 at 034B16) and that of DUB0 (bit 1 at 034A16) are set in the three-phase output shift register (U phase). After triangular wave modulation mode is selected, however, no setting is made in the shift register even though the timer B2 counter's content becomes 000016.
The value of DU0 and that of DUB0 are output to the $U$ terminal (P80) and to the $\bar{U}$ terminal (P81) respectively. When the timer A4 counter counts the value written to timer A4 (038F16, 038E16) and when timer A4 finishes outputting one-shot pulses, the three-phase shift register's content is shifted one position, and the value of DU1 and that of DUB1 are output to the U phase output signal and to $\bar{U}$ phase output signal respectively. At this time, one-shot pulses are output from the timer for setting dead time used for setting the time over which the "L" level of the U phase waveform does not lap over the "L" level of the $\bar{U}$ phase waveform, which has the opposite phase of the former. The U phase waveform output that started from the "H" level keeps its level until the timer for setting dead time finishes outputting one-shot pulses even though the three-phase output shift register's content changes from " 1 " to " 0 " by the effect of the one-shot pulses. When the timer for setting dead time finishes outputting one-shot pulses, "0" already shifted in the three-phase shift register goes effective, and the $U$ phase waveform changes to the "L" level. When the timer B2 counter's content becomes 000016, the timer A4 counter starts counting the value written to timer A4-1 (034716, 034616), and starts outputting one-shot pulses. When timer A4 finishes outputting one-shot pulses, the three-phase shift register's content is shifted one position, but if the three-phase output shift register's content changes from " 0 " to " 1 " as a result of the shift, the output level changes from " L " to " H " without waiting for the timer for setting dead time to finish outputting one-shot pulses. A U phase waveform is generated by these workings repeatedly. With the exception that the three-phase output shift register on the $\bar{U}$ phase side is used, the workings in generating a $\bar{U}$ phase waveform, which has the opposite phase of the $U$ phase waveform, are the same as in generating a $U$
phase waveform. In this way, a waveform can be picked up from the applicable terminal in a manner in which the "L" level of the U phase waveform doesn't lap over that of the U phase waveform, which has the opposite phase of the $U$ phase waveform. The width of the "L" level too can be adjusted by varying the values of timer B2, timer A4, and timer A4-1. In dealing with the $V$ and $W$ phases, and $\bar{V}$ and $\bar{W}$ phases, the latter are of opposite phase of the former, have the corresponding timers work similarly to dealing with the $U$ and $U$ phases to generate an intended waveform.


Figure 1.15.6. Timing chart of operation (1)

Assigning certain values to DU0 (bit 0 at 034A16) and DUB0 (bit 1 at 034A16), and to DU1 (bit 0 at 034B16) and DUB1 (bit 1 at 034B16) allows the user to output the waveforms as shown in Figure 1.15.7, that is, to output the U phase alone, to fix U phase to "H", to fix the U phase to "H," or to output the $\bar{U}$ phase alone.


Figure 1.15.7. Timing chart of operation (2)

## Sawtooth modulation

To generate a PWM waveform of sawtooth wave modulation, set "1" in the modulation mode select bit (bit 6 at 034816). Also, set "0" in the timers A4-1, A1-1, and A2-1 control bit (bit 1 at 034916). In this mode, the timer registers of timers A4, A1, and A2 comprise conventional timers A4, A1, and A2 alone, and reload the corresponding timer register's content to the counter every time the timer B2 counter's content becomes 000016 . The effective interrupt output specification bit (bit 1 at 034816) and the effective interrupt output polarity select bit (bit 0 at 034816 ) go nullified.
An example of $U$ phase waveform is shown in Figure 1.15.8, and the description of waveform output workings is given below. Set " 1 " in DU0 (bit 0 at 034A16), and set " 0 " in DUB0 (bit 1 at 034A16). In addition, set " 0 " in DU1 (bit 0 at 034A16) and set " 1 " in DUB1 (bit 1 at 034A16).
When the timber B2 counter's content becomes 000016, timer B2 generates an interrupt, and timer A4 starts outputting one-shot pulses at the same time. In this instance, the contents of the three-phase buffer registers DU1 and DU0 are set in the three-phase output shift register (U phase), and the contents of DUB1 and DUB0 are set in the three-phase output shift register ( $\bar{U}$ phase). After this, the three-phase buffer register's content is set in the three-phase shift register every time the timer B2 counter's content becomes 000016.
The value of DU0 and that of DUB0 are output to the U terminal (P80) and to the $\bar{U}$ terminal ( P 81 ) respectively. When the timer A4 counter counts the value written to timer A4 (038F16, 038E16) and when timer A4 finishes outputting one-shot pulses, the three-phase output shift register's content is shifted one position, and the value of DU1 and that of DUB1 are output to the U phase output signal and to the $\bar{U}$ output signal respectively. At this time, one-shot pulses are output from the timer for setting dead time used for setting the time over which the "L" level of the U phase waveform doesn't lap over the "L" level of the $\bar{U}$ phase waveform, which has the opposite phase of the former. The $U$ phase waveform output that started from the " H " level keeps its level until the timer for setting dead time finishes outputting one-shot pulses even though the three-phase output shift register's content changes from " 1 " to " 0 "by the effect of the one-shot pulses. When the timer for setting dead time finishes outputting one-shot pulses, 0 already shifted in the three-phase shift register goes effective, and the U phase waveform changes to the " L " level. When the timer B2 counter's content becomes 000016, the contents of the three-phase buffer registers DU1 and DU0 are set in the three-phase output shift register (U phase), and the contents of DUB1 and DUB0 are set in the three-phase output shift register (U phase) again.
$\mathrm{A} \cup$ phase waveform is generated by these workings repeatedly. With the exception that the three-phase output shift register on the $\bar{U}$ phase side is used, the workings in generating a $\bar{U}$ phase waveform, which has the opposite phase of the $U$ phase waveform, are the same as in generating a $U$ phase waveform. In this way, a waveform can be picked up from the applicable terminal in a manner in which the " L " level of the $U$ phase waveform doesn't lap over that of the $\bar{U}$ phase waveform, which has the opposite phase of the U phase waveform. The width of the "L" level too can be adjusted by varying the values of timer B2 and timer A4. In dealing with the V and W phases, and V and W phases, the latter are of opposite phase of the former, have the corresponding timers work similarly to dealing with the $U$ and $\bar{U}$ phases to generate an intended waveform.
Setting "1" both in DUB0 and in DUB1 provides a means to output the $U$ phase alone and to fix the $\bar{U}$ phase output to " H " as shown in Figure 1.15.9.

## A carrier wave of sawtooth waveform



Note: Set to sawtooth modulation mode and to three-phase mode 0.

Figure 1.15.8. Timing chart of operation (3)

## A carrier wave of sawtooth waveform



Note: Set to sawtooth modulation mode and to three-phase mode 0.

Figure 1.15.9. Timing chart of operation (4)

## Serial I/O

Serial I/O is configured as five channels: UART0, UART1, UART2, S I/O3 and S I/O4.

## UARTO to 2

UART0, UART1 and UART2 each have an exclusive timer to generate a transfer clock, so they operate independently of each other.
Figure 1.16 .1 shows the block diagram of UART0, UART1 and UART2. Figures 1.16 .2 and 1.16 .3 show the block diagram of the transmit/receive unit.
UARTi ( $\mathrm{i}=0$ to 2 ) has two operation modes: a clock synchronous serial I/O mode and a clock asynchronous serial I/O mode (UART mode). The contents of the serial I/O mode select bits (bits 0 to 2 at addresses 03A016, 03A816 and 037816) determine whether UARTi is used as a clock synchronous serial I/O or as a UART. Although a few functions are different, UART0, UART1 and UART2 have almost the same functions. UART2, in particular, is used for the SIM interface with some extra settings added in clock-asynchronous serial I/O mode (Note). It also has the bus collision detection function that generates an interrupt request if the TxD pin and the RxD pin are different in level.
Table 1.16.1 shows the comparison of functions of UART0 through UART2, and Figures 1.16.4 to 1.16.9 show the registers related to UARTi.
Note: SIM : Subscriber Identity Module

Table 1.16.1. Comparison of functions of UART0 through UART2

| Function | UART0 |  | UART1 |  | UART2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLK polarity selection | Possible | (Note 1) | Possible | (Note 1) | Possible | (Note 1) |
| LSB first / MSB first selection | Possible | (Note 1) | Possible | (Note 1) | Possible | (Note 2) |
| Continuous receive mode selection | Possible | (Note 1) | Possible | (Note 1) | Possible | (Note 1) |
| Transfer clock output from multiple pins selection | Impossible |  | Possible | (Note 1) | Impossible |  |
| Serial data logic switch | Impossible |  | Impossible |  | Possible | (Note 4) |
| Sleep mode selection | Possible | (Note 3) | Possible | (Note 3) | Impossible |  |
| TxD, RxD I/O polarity switch | Impossible |  | Impossible |  | Possible |  |
| TxD, RxD port output format | CMOS output |  | CMOS output |  | N-channel open-drain output |  |
| Parity error signal output | Impossible |  | Impossible |  | Possible | (Note 4) |
| Bus collision detection | Impossible |  | Impossible |  | Possible |  |

Note 1: Only when clock synchronous serial I/O mode.
Note 2: Only when clock synchronous serial I/O mode and 8-bit UART mode.
Note 3: Only when UART mode.
Note 4: Using for SIM interface.


Figure 1.16.1. Block diagram of UARTi (i=0 to 2)


Figure 1.16.2. Block diagram of UARTi $(\mathbf{i}=\mathbf{0}, 1)$ transmit/receive unit


Figure 1.16.3. Block diagram of UART2 transmit/receive unit


U1TB
U2TB

## Address

 03A316, 03A2 ${ }_{16}$ 03AB ${ }_{16}, 03 A_{16}$ 037B16, 037 $\mathrm{A}_{16}$When reset ndeterminate ndeterminate Indeterminate

| Function | R W W |
| :--- | :---: |
| Transmit data | $\times O$ |
| Nothing is assigned. <br> In an attempt to write to these bits, write " 0 ". The value, if read, turns out to be indeterminate. | - |

Note: Use MOV instruction to write to this register.

UARTi receive buffer register


Note 1: Bits 15 through 12 are set to " 0 " when the serial $\mathrm{I} / \mathrm{O}$ mode select bit (bits 2 to 0 at addresses $03 \mathrm{~A} 0_{16,}$ $03 A 816$ and 037816 ) are set to " 0002 " or the receive enable bit is set to " 0 ".
(Bit 15 is set to " 0 " when bits 14 to 12 all are set to " 0 ".) Bits 14 and 13 are also set to " 0 " when the lower byte of the UARTi receive buffer register (addresses 03A616, 03AE 16 and 037E 16 ) is read out.
Note 2: Arbitration lost detecting flag is allocated to U2RB and noting but " 0 " may be written. Nothing is assigned in bit 11 of UORB and U1RB. When write, set " 0 ". The value, if read, turns out to be " 0 ".

UARTi bit rate generator (Note 1, 2)


| Symbol U0BRG U1BRG U2BRG | Address <br> 03A1 ${ }_{16}$ <br> 03A916 <br> 037916 | When reset Indeterminate Indeterminate Indeterminate |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Function |  |  | Values that can be set | R, W |
| Assuming that set value $=\mathrm{n}$, BRGi divides the count source by $\mathrm{n}+1$ |  |  | 0016 to $\mathrm{FF}_{16}$ | $\times \mathrm{O}$ |

Note 1: Write a value to this register while transmit/receive halts.
Note 2: Use MOV instruction to write to this register.

Figure 1.16.4. Serial I/O-related registers (1)

## UARTi transmit/receive mode register



Note : Set the corresponding port direction register to "0".

UART2 transmit/receive mode register


Note 1: Bit 2 to bit 0 are set to " 0102 " when $\mathrm{I}^{2} \mathrm{C}$ mode is used.
Note 2: Set the corresponding port direction register to " 0 ".

Figure 1.16.5. Serial I/O-related registers (2)

## UARTi transmit/receive control register 0



| Bit symbol | Bit name | Function (During clock synchronous serial I/O mode) | Function (During UART mode) | R:W |
| :---: | :---: | :---: | :---: | :---: |
| CLKO | BRG count source select bit | b1 b0 <br> $00: f 1$ is selected <br> 01 : f8 is selected <br> $10: \mathrm{f} 32$ is selected <br> 11 : Must not be set. | b1 b0 <br> $00: f 1$ is selected <br> 01 : f8 is selected <br> $10: \mathrm{f} 32$ is selected <br> 11 : Must not be set. | O |
| CLK1 |  |  |  | O |
| CRS | $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ function select bit | Valid when bit $4=$ " 0 " <br> 0 : CTS function is selected (Note 1) <br> 1 : RTS function is selected (Note 2) | Valid when bit $4=$ " 0 " <br> 0 : CTS function is selected (Note 1) <br> 1 : RTS function is selected (Note 2) | O |
| TXEPT | Transmit register empty flag | 0 : Data present in transmit register (during transmission) <br> 1 : No data present in transmit register (transmission completed) | 0 : Data present in transmit register (during transmission) <br> 1 : No data present in transmit register (transmission completed) | $0 \times$ |
| CRD | $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ disable bit | 0 : $\overline{\text { CTS }} / \overline{R T S}$ function enabled <br> 1 : CTS/RTS function disabled (P60 and P64 function as programmable I/O port) | $0: \overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ function enabled <br> 1 : $\overline{\text { CTS }} /$ RTS function disabled (P60 and P64 function as programmable I/O port) | O |
| NCH | Data output select bit | 0 : TxDi pin is CMOS output <br> 1 : TxDi pin is N -channel open-drain output | 0 : TxDi pin is CMOS output <br> 1: TxDi pin is N -channel open-drain output | 0 |
| CKPOL | CLK polarity select bit | 0 : Transmit data is output at falling edge of transfer clock and receive data is input at rising edge <br> 1 : Transmit data is output at rising edge of transfer clock and receive data is input at falling edge | Must always be " 0 " | O |
| UFORM | Transfer format select bit | $\begin{aligned} & 0 \text { : LSB first } \\ & 1: \text { MSB first } \end{aligned}$ | Must always be "0" | O O |

Note 1: Set the corresponding port direction register to " 0 ".
Note 2: The settings of the corresponding port register and port direction register are invalid.
UART2 transmit/receive control register 0


Note 1: Set the corresponding port direction register to " 0 ".
Note 2: The settings of the corresponding port register and port direction register are invalid.
Note 3: Only clock synchronous serial I/O mode and 8-bit UART mode are valid.

Figure 1.16.6. Serial I/O-related registers (3)

UARTi transmit/receive control register 1


UART2 transmit/receive control register 1


Figure 1.16.7. Serial I/O-related registers (4)

UART transmit/receive control register 2


## UART2 special mode register



Note 1: Nothing but "0" may be written.
Note 2: When not in $\mathrm{I}^{2} \mathrm{C}$ mode, do not set this bit by writing a " 1 ". During normal mode, fix it to " 0 ". When this bit = " 0 ", UART2 special mode register 3 (U2SMR3 at address 037516) bits 7 to 5 (DL2 to DL0 = SDA digital delay setup bits) are initialized to " 000 ", with the analog delay circuit selected. Also, when SDDS $=$ " 0 ", the U2SMR3 register cannot be read or written to.
Note 3: When analog delay is selected, only the analog delay value is effective; when digital delay is selected, only the digital delay value is effective.

Figure 1.16.8. Serial I/O-related registers (5)

## UART2 special mode register $2\left(I^{2} \mathrm{C}\right.$ bus exclusive use register)



UART2 special mode register $3\left(I^{2} \mathrm{C}\right.$ bus exclusive use register)


Note 1: This bit can be read or written to when UART2 special mode register (U2SMR at address 037716) bit 7 (SDDS: SDA digital delay select bit) = "1". When the initial value of UART2 special mode register 3 (U2SMR3) is read after setting SDDS = " 1 ", the value is " 0016 ". When writing to UART2 special mode register 3 (U2SMR3) after setting SDDS = " 1 ", be sure to write 0's to bits $0-4$. When SDDS = "0", this register cannot be written to; when read, the value is indeterminate.
Note 2: These bits are initialized to " 000 " when SDDS = " 0 ", with the analog delay circuit selected. After a reset, these bits are set to " 000 ", with the analog delay circuit selected. However, because these bits can be read only when SDDS $=$ " 1 ", the value read from these bits when SDDS $=$ " 0 " is indeterminate.
Note 3: When analog delay is selected, only the analog delay value is effective; when digital delay is selected, only the digital delay value is effective.
Note 4: The amount of delay varies with the load on SCL and SDA pins. Also, when using an external clock, the amount of delay increases by about 100 ns , so be sure to take this into account when using the device.

Figure 1.16.9. Serial I/O-related registers (6)

## (1) Clock synchronous serial I/O mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Tables 1.16.2 and 1.16.3 list the specifications of the clock synchronous serial I/O mode. Figure 1.16.10 shows the UARTi transmit/receive mode register.
Table 1.16.2. Specifications of clock synchronous serial I/O mode (1)

| Item | Specification |
| :---: | :---: |
| Transfer data format | - Transfer data length: 8 bits |
| Transfer clock | - When internal clock is selected (bit 3 at addresses 03A016, 03A816, 037816 $=" 0$ ") : fi/ $2(\mathrm{n}+1)$ (Note 1) $\mathrm{fi}=\mathrm{f} 1, \mathrm{f} 8, \mathrm{f} 32$ <br> - When external clock is selected (bit 3 at addresses 03A016, 03A816, 037816 = "1") : Input from CLKi pin |
| Transmission/reception control | - CTS function, RTS function, CTS and RTS function invalid: selectable |
| Transmission start condition | - To start transmission, the following requirements must be met: <br> - Transmit enable bit (bit 0 at addresses 03A516, 03AD16, 037D16) $=$ " 1 " <br> - Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16, 037D16) = "0" <br> - When CTS function selected, CTS input level = "L" <br> - Furthermore, if external clock is selected, the following requirements must also be met: <br> - CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = "0": CLKi input level = "H" <br> - CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) ="1": CLKi input level = "L" |
| Reception start condition | - To start reception, the following requirements must be met: <br> - Receive enable bit (bit 2 at addresses 03A516, 03AD16, 037D16) = "1" <br> - Transmit enable bit (bit 0 at addresses 03A516, 03AD16, 037D16) $=" 1 "$ <br> - Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16, 037D16) = "0" <br> - Furthermore, if external clock is selected, the following requirements must also be met: <br> - CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = "0": CLKi input level = " H " <br> - CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) ="1": CLKi input level = "L" |
| Interrupt request generation timing | - When transmitting <br> - Transmit interrupt cause select bit (bits 0, 1 at address 03B016, bit 4 at address 037D16) $=$ " 0 ": Interrupts requested when data transfer from UARTi transfer buffer register to UARTi transmit register is completed <br> - Transmit interrupt cause select bit (bits 0, 1 at address 03B016, bit 4 at address 037D16) = "1": Interrupts requested when data transmission from UARTi transfer register is completed <br> - When receiving <br> - Interrupts requested when data transfer from UARTi receive register to UARTi receive buffer register is completed |
| Error detection | - Overrun error (Note 2) This error occurs when the next data is ready before contents of UARTi receive buffer register are read out |

Note 1: " n " denotes the value 0016 to FF16 that is set to the UART bit rate generator.
Note 2: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit does not change.

Table 1.16.3. Specifications of clock synchronous serial I/O mode (2)

| Item | Specification |
| :---: | :---: |
| Select function | - CLK polarity selection |
|  | Whether transmit data is output/input timing at the rising edge or falling edge of the transfer clock can be selected |
|  | - LSB first/MSB first selection |
|  | Whether transmission/reception begins with bit 0 or bit 7 can be selected |
|  | Reception is enabled simultaneously by a read from the receive buffer register |
|  | - Transfer clock output from multiple pins selection (UART1) |
|  | UART1 transfer clock can be chosen by software to be output from one of the two pins set |
|  | - Switching serial data logic (UART2) |
|  | Whether to reverse data in writing to the transmission buffer register or reading the reception buffer register can be selected. |
|  | - TxD, RxD I/O polarity reverse (UART2) |
|  | This function is reversing TxD port output and RxD port input. All I/O data level is reversed. |

## UARTi transmit/receive mode registers



Note : Set the corresponding port direction register to "0".

UART2 transmit/receive mode register


Note 1: Usually set to "0".
Note 2: Set the corresponding port direction register to "0".
Figure 1.16.10. UARTi transmit/receive mode register in clock synchronous serial I/O mode

Table 1.16.4 lists the functions of the input/output pins during clock synchronous serial I/O mode. This table shows the pin functions when the transfer clock output from multiple pins function is not selected. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain is selected, this pin is in floating state.)

Table 1.16.4. Input/output pin functions in clock synchronous serial I/O mode (when transfer clock output from multiple pins is not selected)

| Pin name | Function | Method of selection |
| :---: | :---: | :---: |
| TxDi (P63, P67, P70) | Serial data output | (Outputs dummy data when performing reception only) |
| $\begin{aligned} & \mathrm{RxDi} \\ & \text { (P62, P66, P71) } \end{aligned}$ | Serial data input | Port P62, P66 and P71 direction register (bits 2 and 6 at address 03EE16, bit 1 at address 03EF16)= " 0 " <br> (Can be used as an input port when performing transmission only) |
| $\begin{aligned} & \text { CLKi } \\ & \text { (P61, P65, P72) } \end{aligned}$ | Transfer clock output | Internal/external clock select bit (bit 3 at address 03A016, 03A816, 037816) $=$ " 0 " |
|  | Transfer clock input | Internal/external clock select bit (bit 3 at address 03A016, 03A816, 037816) $=$ " 1 " Port P61, P65 and P72 direction register (bits 1 and 5 at address 03EE16, bit 2 at address 03EF16) $=$ " 0 " |
| $\begin{aligned} & \overline{\mathrm{CTSi}} / \overline{\mathrm{RTSi}} \\ & \text { (P60, P64, P73) } \end{aligned}$ | $\overline{\mathrm{CTS}}$ input | $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 037C16) ="0" CTS/RTS function select bit (bit 2 at address 03A416, 03AC16, 037C16) $=$ " 0 " Port P60, P64 and P73 direction register (bits 0 and 4 at address 03EE16, bit 3 at address 03EF16) $=$ " 0 " |
|  | RTS output | CTS/RTS disable bit (bit 4 at address 03A416, 03AC16, 037C16) = "0" CTS/RTS function select bit (bit 2 at address 03A416, 03AC16, 037C16) $=$ " 1 " |
|  | Programmable I/O port | $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 037C16) $=$ "1" |



Figure 1.16.11. Typical transmit/receive timings in clock synchronous serial I/O mode

## (a) Polarity select function

As shown in Figure 1.16.12, the CLK polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) allows selection of the polarity of the transfer clock.

- When CLK polarity select bit = "0"

- When CLK polarity select bit = "1"


Figure 1.16.12. Polarity of transfer clock

## (b) LSB first/MSB first select function

As shown in Figure 1.16.13, when the transfer format select bit (bit 7 at addresses 03A416, 03AC16, $037 \mathrm{C} 16)=$ " 0 ", the transfer format is "LSB first"; when the bit $=$ " 1 ", the transfer format is "MSB first".

- When transfer format select bit = "0"

- When transfer format select bit = "1"


Note: This applies when the CLK polarity select bit = " 0 ".

Figure 1.16.13. Transfer format

## (c) Transfer clock output from multiple pins function (UART1)

This function allows the setting two transfer clock output pins and choosing one of the two to output a clock by using the CLK and CLKS select bit (bits 4 and 5 at address 03B016). (See Figure 1.16.14.) The multiple pins function is valid only when the internal clock is selected for UART1.


Note: This applies when the internal clock is selected and transmission is performed only in clock synchronous serial I/O mode.

Figure 1.16.14. The transfer clock output from the multiple pins function usage

## (d) Continuous receive mode

If the continuous receive mode enable bit (bits 2 and 3 at address 03B016, bit 5 at address 037D16) is set to "1", the unit is placed in continuous receive mode. In this mode, when the receive buffer register is read out, the unit simultaneously goes to a receive enable state without having to set dummy data to the transmit buffer register back again.
(e) Serial data logic switch function (UART2)

When the data logic select bit (bit6 at address 037D16) = "1", and writing to transmit buffer register or reading from receive buffer register, data is reversed. Figure 1.16 .15 shows the example of serial data logic switch timing.


Figure 1.16.15. Serial data logic switch timing

## (2) Clock asynchronous serial I/O (UART) mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Tables 1.16 .5 and 1.16 .6 list the specifications of the UART mode. Figure 1.16 .16 shows the UARTi transmit/receive mode register.
Table 1.16.5. Specifications of UART Mode (1)

| Item | Specification |
| :---: | :---: |
| Transfer data format | - Character bit (transfer data): 7 bits, 8 bits, or 9 bits as selected <br> - Start bit: 1 bit <br> - Parity bit: Odd, even, or nothing as selected <br> - Stop bit: 1 bit or 2 bits as selected |
| Transfer clock | - When internal clock is selected (bit 3 at addresses 03A016, 03A816, $037816=$ " 0 ") : $\mathrm{fi} / 16(\mathrm{n}+1)$ (Note 1) $\mathrm{fi}=\mathrm{f} 1, \mathrm{f} 8, \mathrm{f} 32$ <br> - When external clock is selected (bit 3 at addresses 03A016, 03A816 ="1") : fEXT/16(n+1) (Note 1) (Note 2) (Do not set external clock for UART2) |
| Transmission/reception control | - CTS function, RTS function, CTS and RTS function invalid: selectable |
| Transmission start condition | - To start transmission, the following requirements must be met: <br> - Transmit enable bit (bit 0 at addresses 03A516, 03AD16, 037D16) = "1" <br> - Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16, 037D16) $=$ " $0 "$ <br> - When CTS function selected, CTS input level = "L" |
| Reception start condition | - To start reception, the following requirements must be met: <br> - Receive enable bit (bit 2 at addresses 03A516, 03AD16, 037D16) = "1" <br> - Start bit detection |
| Interrupt request generation timing | - When transmitting <br> - Transmit interrupt cause select bits (bits 0,1 at address 03B016, bit4 at address 037D16) = " 0 ": Interrupts requested when data transfer from UARTi transfer buffer register to UARTi transmit register is completed <br> - Transmit interrupt cause select bits (bits 0, 1 at address 03B016, bit4 at address 037D16) = "1": Interrupts requested when data transmission from UARTi transfer register is completed <br> - When receiving <br> - Interrupts requested when data transfer from UARTi receive register to UARTi receive buffer register is completed |
| Error detection | - Overrun error (Note 3) <br> This error occurs when the next data is ready before contents of UARTi receive buffer register are read out <br> - Framing error <br> This error occurs when the number of stop bits set is not detected <br> - Parity error <br> This error occurs when if parity is enabled, the number of 1 's in parity and character bits does not match the number of 1's set <br> - Error sum flag <br> This flag is set (= 1 ) when any of the overrun, framing, and parity errors is encountered |

Note 1: ' $n$ ' denotes the value 0016 to FF16 that is set to the UARTi bit rate generator.
Note 2: fEXT is input from the CLKi pin.
Note 3: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to " 1 ".

Table 1.16.6. Specifications of UART Mode (2)

| Item | Specification |
| :---: | :---: |
| Select function | - Sleep mode selection (UARTO, UART1) <br> This mode is used to transfer data to and from one of multiple slave microcomputers <br> - Serial data logic switch (UART2) <br> This function is reversing logic value of transferring data. Start bit, parity bit and stop bit are not reversed. <br> -TxD, RxD I/O polarity switch (UART2) <br> This function is reversing TxD port output and RxD port input. All I/O data level is reversed. |

UARTi transmit / receive mode registers


Note : Set the corresponding port direction register to " 0 ".

UART2 transmit / receive mode register


Note: Usually set to "0".
Figure 1.16.16. UARTi transmit/receive mode register in UART mode

Table 1.16.7 lists the functions of the input/output pins during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the Nchannel open-drain is selected, this pin is in floating state.)

Table 1.16.7. Input/output pin functions in UART mode

| Pin name | Function | Method of selection |
| :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { TxDi } \\ & \text { (P63, P67, P70) } \end{aligned}$ | Serial data output |  |
| $\begin{aligned} & \text { RxDi } \\ & \text { (P62, P66, P71) } \end{aligned}$ | Serial data input | Port P62, P66 and P71 direction register (bits 2 and 6 at address 03EE16, bit 1 at address 03EF16)= " 0 " <br> (Can be used as an input port when performing transmission only) |
| $\begin{aligned} & \text { CLKi } \\ & \text { (P61, P65, P72) } \end{aligned}$ | Programmable I/O port | Internal/external clock select bit (bit 3 at address 03A016, 03A816, 037816) = " 0 " |
|  | Transfer clock input | Internal/external clock select bit (bit 3 at address 03A016, 03A816) $=$ " 1 " Port P61, P65 direction register (bits 1 and 5 at address 03EE16) $=$ " 0 " (Do not set external clock for UART2) |
| $\begin{aligned} & \overline{\overline{\mathrm{CTSi}} / \overline{\mathrm{RTSi}}} \\ & \text { (P60, P64, P73) } \end{aligned}$ | $\overline{\text { CTS }}$ input | $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 037C16) ="0" $\overline{\text { CTS }} /$ RTS function select bit (bit 2 at address 03A416, 03AC16, 037C16) $=$ " 0 " Port P60, P64 and P73 direction register (bits 0 and 4 at address 03EE16, bit 3 at address 03EF16) $=$ " 0 " |
|  | $\overline{\mathrm{RTS}}$ output | $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 037C16) $=$ " 0 " <br> $\overline{\mathrm{CTS}} /$ RTS function select bit (bit 2 at address 03A416, 03AC16, 037C16) $=$ " 1 " |
|  | Programmable I/O port | $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 037C16) $=$ "1" |

- Example of transmit timing when transfer data is 8 bits long (parity enabled, one stop bit)


Shown in ( ) are bit symbols.
The above timing applies to the following settings: $\quad$ Tc $=16(n+1) /$ fi or $16(n+1) /$ fEXT

- Parity is enabled.
.frequency of BRGi count source ( $\mathrm{f} 1, \mathrm{f} 8, \mathrm{f} 32$ )
- One stop bit.
fEXT : frequency of BRGi count source (external clock)
- CTS function is selected.
n : value set to BRGi
- Transmit interrupt cause select bit = " 1 ",
- Example of transmit timing when transfer data is 9 bits long (parity disabled, two stop bits)


Shown in ( ) are bit symbols.

The above timing applies to the following settings

- Parity is disabled
- Two stop bits
- CTS function is disabled.
- Transmit interrupt cause select bit $=$ " 0 ".

Tc = $16(\mathrm{n}+1) / \mathrm{fi}$ or $16(\mathrm{n}+1) / \mathrm{fEXT}$
fi : frequency of BRGi count source ( $\mathrm{f} 1, \mathrm{f} 8, \mathrm{f} 32$ )
fEXT : frequency of BRGi count source (external clock)
n : value set to BRGi

Figure 1.16.17. Typical transmit timings in UART mode(UARTO,UART1)

- Example of transmit timing when transfer data is 8 bits long (parity enabled, one stop bit)


Note: The transmit is started with overflow timing of BRG after having written in a value at the transmit buffer in the above timing.

Figure 1.16.18. Typical transmit timings in UART mode(UART2)

- Example of receive timing when transfer data is 8 bits long (parity disabled, one stop bit)


Figure 1.16.19. Typical receive timing in UART mode

## (a) Sleep mode (UART0, UART1)

This mode is used to transfer data between specific microcomputers among multiple microcomputers connected using UARTi. The sleep mode is selected when the sleep select bit (bit 7 at addresses $03 A 016,03 A 816$ ) is set to " 1 " during reception. In this mode, the unit performs receive operation when the MSB of the received data $=$ " 1 " and does not perform receive operation when the MSB $=$ " 0 ".

## (b) Function for switching serial data logic (UART2)

When the data logic select bit (bit 6 of address 037D16) is assigned 1, data is inverted in writing to the transmission buffer register or reading the reception buffer register. Figure 1.16.20 shows the example of timing for switching serial data logic.


Figure 1.16.20. Timing for switching serial data logic
(c) TxD, RxD I/O polarity reverse function (UART2)

This function is to reverse TxD pin output and RxD pin input. The level of any data to be input or output (including the start bit, stop bit(s), and parity bit) is reversed. Set this function to " 0 " (not to reverse) for usual use.
(d) Bus collision detection function (UART2)

This function is to sample the output level of the TxD pin and the input level of the RxD pin at the rising edge of the transfer clock; if their values are different, then an interrupt request occurs. Figure 1.16.21 shows the example of detection timing of a bus collision (in UART mode).


Figure 1.16.21. Detection timing of a bus collision (in UART mode)

## (3) Clock-asynchronous serial I/O mode (used for the SIM interface)

The SIM interface is used for connecting the microcomputer with a memory card or the like; adding some extra settings in UART2 clock-asynchronous serial I/O mode allows the user to effect this function. Table 1.16.8 shows the specifications of clock-asynchronous serial I/O mode (used for the SIM interface).

Table 1.16.8. Specifications of clock-asynchronous serial I/O mode (used for the SIM interface)

| Item | Specification |
| :---: | :---: |
| Transfer data format | - Transfer data 8 -bit UART mode (bit 2 through bit 0 of address $037816=$ " 1012 ") <br> - One stop bit (bit 4 of address $037816=$ " 0 ") <br> - With the direct format chosen <br> Set parity to "even" (bit 5 and bit 6 of address $037816=$ " 1 " and " 1 " respectively) <br> Set data logic to "direct" (bit 6 of address 037D16 = "0"). <br> Set transfer format to LSB (bit 7 of address $037 \mathrm{C} 16=$ " 0 "). <br> - With the inverse format chosen <br> Set parity to "odd" (bit 5 and bit 6 of address $037816=$ " 0 " and "1" respectively) <br> Set data logic to "inverse" (bit 6 of address 037D16 = " 1 ") <br> Set transfer format to MSB (bit 7 of address 037C16 = "1") |
| Transfer clock | - With the internal clock chosen (bit 3 of address $037816=$ " 0 ") : fi/ $16(n+1)($ Note 1$)$ : fi=f1, f8, f32 (Do not set external clock) |
| Transmission / reception control | - Disable the CTS and RTS function (bit 4 of address 037C16 = "1") |
| Other settings | - The sleep mode select function is not available for UART2 <br> - Set transmission interrupt factor to "transmission completed" (bit 4 of address 037D16 = "1") |
| Transmission start condition | - To start transmission, the following requirements must be met: <br> - Transmit enable bit (bit 0 of address 037D16) = "1" <br> - Transmit buffer empty flag (bit 1 of address 037D16) = "0" |
| Reception start condition | - To start reception, the following requirements must be met: <br> - Reception enable bit (bit 2 of address 037D16) = "1" <br> - Detection of a start bit |
| Interrupt request generation timing | - When transmitting <br> When data transmission from the UART2 transmit register is completed <br> (bit 4 of address 037D16 = "1") <br> -When receiving <br> When data transfer from the UART2 receive register to the UART2 receive buffer register is completed |
| Error detection | - Overrun error (see the specifications of clock-asynchronous serial I/O) (Note 2) <br> - Framing error (see the specifications of clock-asynchronous serial I/O) <br> - Parity error (see the specifications of clock-asynchronous serial I/O) - On the reception side, an "L" level is output from the TxD2 pin by use of the parity error signal output function (bit 7 of address $037 \mathrm{D} 16=$ " 1 ") when a parity error is detected - On the transmission side, a parity error is detected by the level of input to the RxD2 pin when a transmission interrupt occurs <br> - The error sum flag (see the specifications of clock-asynchronous serial I/O) |

Note 1: ' $n$ ' denotes the value 0016 to FF16 that is set to the UART2 bit rate generator.
Note 2: If an overrun error occurs, the UART2 receive buffer will have the next data written in. Note also that the UART2 receive interrupt request bit is not set to " 1 ".


Note 1: The transmit is started with overflow timing of BRG after having written in a value at the transmit buffer in the above timing.


Note 2: Equal in waveform because TxD2 and RxD2 are connected.

Figure 1.16.22. Typical transmit/receive timing in UART mode (used for the SIM interface)
(a) Function for outputting a parity error signal

During reception, with the error signal output enable bit (bit 7 of address 037D16) assigned "1", you can output an "L" level from the TxD2 pin when a parity error is detected. And during transmission, comparing with the case in which the error signal output enable bit (bit 7 of address 037D16) is assigned "0", the transmission completion interrupt occurs in the half cycle later of the transfer clock. Therefore parity error signals can be detected by a transmission completion interrupt program. Figure 1.16.23 shows the output timing of the parity error signal.


Figure 1.16.23. Output timing of the parity error signal

## (b) Direct format/inverse format

Connecting the SIM card allows you to switch between direct format and inverse format. If you choose the direct format, Do data is output from TxD2. If you choose the inverse format, D7 data is inverted and output from TxD2.

Figure 1.16.24 shows the SIM interface format.


Figure 1.16.24. SIM interface format

Figure 1.16 .25 shows the example of connecting the SIM interface. Connect TxD2 and RxD2 and apply pull-up.


Figure 1.16.25. Connecting the SIM interface

## UART2 Special Mode Register

The UART2 special mode register (address 037716) is used to control UART2 in various ways.
Figure 1.16.26 shows the UART2 special mode register.
Bit 0 of the UART2 special mode register (037716) is used as the $I^{2} \mathrm{C}$ mode select bit.
Setting " 1 " in the $\mathrm{I}^{2} \mathrm{C}$ mode select bit (bit 0 ) goes the circuit to achieve the $\mathrm{I}^{2} \mathrm{C}$ bus (simplified $\mathrm{I}^{2} \mathrm{C}$ bus) interface effective.

Table 1.16 .9 shows the relation between the $\mathrm{I}^{2} \mathrm{C}$ mode select bit and respective control workings.
Since this function uses clock-synchronous serial I/O mode, set this bit to " 0 " in UART mode.


Figure 1.16.26. UART2 special mode register

P7o through P72 conforming to the simplified $I^{2} \mathrm{C}$ bus


Figure 1.16.27. Functional block diagram for $I^{2} C$ mode

Table 1.16.9. Features in $\mathrm{I}^{2} \mathrm{C}$ mode

|  | Function | Normal mode | $1^{2}$ C mode (Note 1) |
| :--- | :--- | :--- | :--- |
| 1 | Factor of interrupt number 10 (Note 2) | Bus collision detection | Start condition detection or stop <br> condition detection |
| 2 | Factor of interrupt number 15 (Note 2) | UART2 transmission | No acknowledgment detection (NACK) |
| 3 | Factor of interrupt number 16 (Note 2) | UART2 reception | Acknowledgment detection (ACK) |
| 4 | UART2 transmission output delay | Not delayed | Delayed |
| 5 | P70 at the time when UART2 is in use | TxD2 (output) | SDA (input/output) (Note 3) |
| 6 | P71 at the time when UART2 is in use | RxD2 (input) | SCL (input/output) |
| 7 | P72 at the time when UART2 is in use | CLK2 | P72 |
| 8 | DMA1 factor at the time when 1101 is assigned <br> to the DMA request factor selection bits | UART2 reception | Acknowledgment detection (ACK) |
| 9 | Noise filter width | $15 n s$ | $50 n s$ |
| 10 | Reading P71 | Reading the terminal when 0 is <br> assigned to the direction register | Reading the terminal regardless of the <br> value of the direction register |
| 11 | Initial value of UART2 output | H level (when 0 is assigned to <br> the CLK polarity select bit) | The value set in latch P70 when the port is <br> selected |

Note 1: Make the settings given below when $I^{2} \mathrm{C}$ mode is in use.
Set 010 in bits 2, 1, 0 of the UART2 transmission/reception mode register.
Disable the RTS/CTS function. Choose the MSB First function.
Note 2: Follow the steps given below to switch from a factor to another.

1. Disable the interrupt of the corresponding number.
2. Switch from a factor to another.
3. Reset the interrupt request flag of the corresponding number.
4. Set an interrupt level of the corresponding number.

Note 3: Set an initial value of SDA transmission output when serial I/O is invalid.

Figure 1.16 .27 shows the functional block diagram for $\mathrm{I}^{2} \mathrm{C}$ mode. Setting " 1 " in the $\mathrm{I}^{2} \mathrm{C}$ mode select bit (IICM) causes ports P70, P71, and P72 to work as data transmission-reception terminal SDA, clock inputoutput terminal SCL, and port P72 respectively. A delay circuit is added to the SDA transmission output, so the SDA output changes after SCL fully goes to "L". The SDA digital delay select bit (bit 7 at address 037716) can be used to select between analog delay and digital delay. When digital delay is selected, the amount of delay can be selected in the range of 2 cycles to 8 cycles of $f 1$ using UART2 special mode register 3 (at address 037516). Delay circuit select conditions are shown in Table 1.16.10.

Table 1.16.10. Delay circuit select conditions

|  | Register value |  |  | Contents |
| :---: | :---: | :---: | :---: | :---: |
|  | IICM | SDDS | DL |  |
| Digital delay is selected | 1 | 1 | $\begin{gathered} \hline 001 \\ \text { to } \\ 111 \end{gathered}$ | When digital delay is selected, no analog delay is added. Only digital delay is effective. |
| Analog delay is selected | 1 | 1 | 000 | When DL is set to " 000 ", analog delay is selected no matter what value is set in SDDS. |
|  |  | 0 | (000) | When SDDS is set to "0", DL is initialized, so that DL ="000". |
| No delay | 0 | 0 | (000) | When IICM = " 0 ", no delay circuit is selected. When IICM = " 0 ", however, always make sure SDDS = " 0 ". |

An attempt to read Port P71 (SCL) results in getting the terminal's level regardless of the content of the port direction register. The initial value of SDA transmission output in this mode goes to the value set in port P70. The interrupt factors of the bus collision detection interrupt, UART2 transmission interrupt, and of UART2 reception interrupt turn to the start/stop condition detection interrupt, acknowledgment nondetection interrupt, and acknowledgment detection interrupt respectively.
The start condition detection interrupt refers to the interrupt that occurs when the falling edge of the SDA terminal (P70) is detected with the SCL terminal (P71) staying "H". The stop condition detection interrupt refers to the interrupt that occurs when the rising edge of the SDA terminal (P70) is detected with the SCL terminal (P71) staying "H". The bus busy flag (bit 2 of the UART2 special mode register) is set to " 1 " by the start condition detection, and set to " 0 " by the stop condition detection.
The acknowledgment non-detection interrupt refers to the interrupt that occurs when the SDA terminal level is detected still staying "H" at the rising edge of the 9th transmission clock. The acknowledgment detection interrupt refers to the interrupt that occurs when SDA terminal's level is detected already went to " $L$ " at the 9th transmission clock. Also, assigning 1101 (UART2 reception) to the DMA1 request factor select bits provides the means to start up the DMA transfer by the effect of acknowledgment detection. Bit 1 of the UART2 special mode register (037716) is used as the arbitration lost detecting flag control bit. Arbitration means the act of detecting the nonconformity between transmission data and SDA terminal data at the timing of the SCL rising edge. This detecting flag is located at bit 11 of the UART2 reception buffer register (037F16, 037E16), and " 1 " is set in this flag when nonconformity is detected. Use the arbitration lost detecting flag control bit to choose which way to use to update the flag, bit by bit or byte by byte. When setting this bit to " 1 " and updated the flag byte by byte if nonconformity is detected, the arbitration lost detecting flag is set to " 1 " at the falling edge of the 9th transmission clock.
If update the flag byte by byte, must judge and clear ("0") the arbitration lost detecting flag after completing the first byte acknowledge detect and before starting the next one byte transmission.
Bit 3 of the UART2 special mode register is used as SCL- and L-synchronous output enable bit. Setting this bit to " 1 " goes the P71 data register to " 0 " in synchronization with the SCL terminal level going to "L".

Some other functions added are explained here. Figure 1.16 .28 shows their workings.
Bit 4 of the UART2 special mode register is used as the bus collision detect sampling clock select bit. The bus collision detect interrupt occurs when the RxD2 level and TxD2 level do not match, but the nonconformity is detected in synchronization with the rising edge of the transfer clock signal if the bit is set to " 0 ". If this bit is set to " 1 ", the nonconformity is detected at the timing of the overflow of timer A0 rather than at the rising edge of the transfer clock.
Bit 5 of the UART2 special mode register is used as the auto clear function select bit of transmit enable bit. Setting this bit to " 1 " automatically resets the transmit enable bit to " 0 " when " 1 " is set in the bus collision detect interrupt request bit (nonconformity).
Bit 6 of the UART2 special mode register is used as the transmit start condition select bit. Setting this bit to " 1 " starts the TxD transmission in synchronization with the falling edge of the RxD terminal.

1. Bus collision detect sampling clock select bit (Bit 4 of the UART2 special mode register)

2. Auto clear function select bit of transmt enable bit (Bit 5 of the UART2 special mode register)

3. Transmit start condition select bit (Bit 6 of the UART2 special mode register)


Figure 1.16.28. Some other functions added

## UART2 Special Mode Register 2

UART2 special mode register 2 (address 037616 ) is used to further control UART2 in $I^{2} \mathrm{C}$ mode. Figure 1.16.29 shows the UART2 special mode register 2.

UART2 special mode register $2\left(I^{2} \mathrm{C}\right.$ bus exclusive use register)


Figure 1.16.29. UART2 special mode register 2

Bit 0 of the UART2 special mode register 2 (address 037616 ) is used as the $\mathrm{I}^{2} \mathrm{C}$ mode select bit 2 . Table 1.16.11 shows the types of control to be changed by $I^{2} \mathrm{C}$ mode select bit 2 when the $\mathrm{I}^{2} \mathrm{C}$ mode select bit is set to " 1 ". Table 1.16 .12 shows the timing characteristics of detecting the start condition and the stop condition. Set the start/stop condition control bit (bit 7 of UART2 special mode register 2 ) to " 1 " in $I^{2} \mathrm{C}$ mode.

Table 1.16.11. Functions changed by $\mathrm{I}^{2} \mathrm{C}$ mode select bit 2

|  | Function | IICM2 $=0$ | IICM2 $=1$ |
| :--- | :--- | :--- | :--- |
| 1 | Factor of interrupt number 15 | No acknowledgment detection (NACK) | UART2 transmission (the rising edge <br> of the final bit of the clock) |
| 2 | Factor of interrupt number 16 | Acknowledgment detection (ACK) | UART2 reception (the falling edge <br> of the final bit of the clock) |
| 3 | DMA1 factor at the time when 1 101 <br> is assigned to the DMA request <br> factor selection bits | Acknowledgment detection (ACK) | UART2 reception (the falling edge of <br> the final bit of the clock) |
| 4 | Timing for transferring data from the <br> UART2 reception shift register to the <br> reception buffer. | The rising edge of the final bit of the <br> reception clock | The falling edge of the final bit of the <br> reception clock |
| 5 | Timing for generating a UART2 <br> reception/ACK interrupt request | The rising edge of the final bit of the <br> reception clock | The falling edge of the final bit of the <br> reception clock |

Table 1.16.12. Timing characteristics of detecting the start condition and the stop condition (Note1)

| 3 to 6 cycles < duration for setting-up (Note2) |
| :--- |
| 3 to 6 cycles < duration for holding (Note2) |

Note 1 : When the start/stop condition control bit SHTC is " 1 " .
Note 2 : "Cycles" is in terms of the input oscillation frequency $f(X I N)$ of the main clock.


P7o through $\mathrm{P} 7_{2}$ conforming to the simplified $\mathrm{I}^{2} \mathrm{C}$ bus


Figure 1.16.30. Functional block diagram for $\mathrm{I}^{2} \mathrm{C}$ mode

Functions available in ${ }^{2} \mathrm{C}$ mode are shown in Figure 1.16.30 - a functional block diagram.
Bit 3 of the UART2 special mode register 2 (address 037616) is used as the SDA output stop bit. Setting this bit to " 1 " causes an arbitration loss to occur, and the SDA pin turns to high-impedance state at the instant when the arbitration lost detecting flag is set to " 1 ".
Bit 1 of the UART2 special mode register 2 (address 037616) is used as the clock synchronization bit. With this bit set to " 1 " at the time when the internal SCL is set to " $H$ ", the internal SCL turns to " $L$ " if the falling edge is found in the SCL pin; and the baud rate generator reloads the set value, and start counting within the "L" interval. When the internal SCL changes from "L" to "H" with the SCL pin set to "L", stops counting the baud rate generator, and starts counting it again when the SCL pin turns to "H". Due to this function, the UART2 transmission-reception clock becomes the logical product of the signal flowing through the internal SCL and that flowing through the SCL pin. This function operates over the period from the moment earlier by a half cycle than falling edge of the UART2 first clock to the rising edge of the ninth bit. To use this function, choose the internal clock for the transfer clock.
Bit 2 of the UART2 special mode register 2 (037616) is used as the SCL wait output bit. Setting this bit to " 1 " causes the SCL pin to be fixed to " L " at the falling edge of the ninth bit of the clock. Setting this bit to " 0 " frees the output fixed to " L ".

Bit 4 of the UART2 special mode register 2 (address 037616) is used as the UART2 initialization bit. Setting this bit to " 1 ", and when the start condition is detected, the microcomputer operates as follows.
(1) The transmission shift register is initialized, and the content of the transmission register is transferred to the transmission shift register. This starts transmission by dealing with the clock entered next as the first bit. The UART2 output value, however, doesn't change until the first bit data is output after the entrance of the clock, and remains unchanged from the value at the moment when the microcomputer detected the start condition.
(2) The reception shift register is initialized, and the microcomputer starts reception by dealing with the clock entered next as the first bit.
(3) The SCL wait output bit turns to " 1 ". This turns the SCL pin to " L " at the falling edge of the ninth bit of the clock.

Starting to transmit/receive signals to/from UART2 using this function doesn't change the value of the transmission buffer empty flag. To use this function, choose the external clock for the transfer clock.
Bit 5 of the UART2 special mode register 2 (037616) is used as the SCL pin wait output bit 2 . Setting this bit to " 1 " with the serial I/O specified allows the user to forcibly output an " 1 " from the SCL pin even if UART2 is in operation. Setting this bit to " 0 " frees the " $L$ " output from the SCL pin, and the UART2 clock is input/output.
Bit 6 of the UART2 special mode register 2 (037616) is used as the SDA output disable bit. Setting this bit to " 1 " forces the SDA pin to turn to the high-impedance state. Refrain from changing the value of this bit at the rising edge of the UART2 transfer clock. There can be instances in which arbitration lost detecting flag is turned on.

## S I/O3, 4

S I/O3 and S I/O4 are exclusive clock-synchronous serial I/Os.
Figure 1.16 .31 shows the $\mathrm{SI} / \mathrm{O} 3,4$ block diagram, and Figure 1.16 .32 shows the $\mathrm{SI} / \mathrm{O} 3,4$ related register.
Table 1.16.13 shows the specifications of S I/O3, 4 .


Figure 1.16.31. S I/O3, 4 block diagram

## S I/Oi control register ( $\mathrm{i}=3,4$ ) (Note 1)



## SI/Oi bit rate generator (Note 1, 2)



Note 1: Write a value to this register while transmit/receive halts. Note 2: Use MOV instruction to write to this register.

## SI/Oi transmit/receive register (Note)



Note: Write a value to this register while transmit/receive halts.

Figure 1.16.32. S I/O3, 4 related register

Table 1.16.13. Specifications of $\mathrm{S} I / O 3,4$

| Item | Specifications |
| :---: | :---: |
| Transfer data format | - Transfer data length: 8 bits |
| Transfer clock | - With the internal clock selected (bit 6 of $036216,036616=" 1 "): \mathrm{f} 1 / 2(\mathrm{ni}+1)$, f8/2(ni+1), f32/2(ni+1) (Note 1) <br> - With the external clock selected (bit 6 of $036216,036616=0$ ):Input from the CLKi terminal (Note 2) |
| Conditions for transmission/ reception start | - To start transmit/reception, the following requirements must be met: <br> - Select the synchronous clock (use bit 6 of 036216, 036616). <br> Select a frequency dividing ratio if the internal clock has been selected (use bits 0 and 1 of 036216, 036616). <br> - Souti initial value set bit (use bit 7 of 036216,036616 ) $=1$. <br> - S I/Oi port select bit (bit 3 of 036216,036616 ) $=1$. <br> - Select the transfer direction (use bit 5 of 036216, 036616) <br> -Write transfer data to SI/Oi transmit/receive register (036016, 036416) <br> - To use S I/Oi interrupts, the following requirements must be met: <br> - Clear the SI/Oi interrupt request bit before writing transfer data to the SI/Oi transmit/receive register (bit 3 of 004916, 004816) $=0$. |
| Interrupt request generation timing | - Rising edge of the last transfer clock. (Note 3) |
| Select function | - LSB first or MSB first selection <br> Whether transmission/reception begins with bit 0 (LSB) or bit 7 (MSB) can be selected. <br> - Function for setting an Souti initial value selection When using an external clock for the transfer clock, the user can choose the Souti pin output level during a non-transfer time. For details on how to set, see Figure 1.16.33. |
| Precaution | - Unlike UART0-2, SI/Oi ( $\mathrm{i}=3,4$ ) is not divided for transfer register and buffer. Therefore, do not write the next transfer data to the SI/Oi transmit/receive register (addresses 036016, 036416) during a transfer. <br> - When the internal clock is selected for the transfer clock, Souti holds the last data for a $1 / 2$ transfer clock period after it finished transferring and then goes to a highimpedance state. However, if the transfer data is written to the SI/Oi transmit/ receive register (addresses 036016, 036416) during this time, Souti is placed in the high-impedance state immediately upon writing and the data hold time is thereby reduced. |

Note 1: n is a value from 0016 through FF16 set in the $S \mathrm{I} / \mathrm{Oi}$ bit rate generator ( $\mathrm{i}=3,4$ ).
Note 2: With the external clock selected:

- Before data can be written to the SI/Oi transmit/receive register (addresses 036016, 036416), the CLKi pin input must be in the high state. Also, before rewriting the SI/Oi Control Register (addresses 036216, 036616)'s bit 7 (Souti initial value set bit), make sure the CLKi pin input is held high.
- The S I/Oi circuit keeps on with the shift operation as long as the synchronous clock is entered in it, so stop the synchronous clock at the instant when it counts to eight. The internal clock, if selected, automatically stops.
Note 3: If the internal clock is used for the synchronous clock, the transfer clock signal stops at the "H" state.


## Functions for setting an Souti initial value

When using an external clock for the transfer clock, the Souti pin output level during a non-transfer time can be set to the high or the low state. Figure 1.16 .33 shows the timing chart for setting an Souti initial value and how to set it.
(Example) With "H" selected for Souti:
 If the internal clock has been selected or if Sout output disable has been set, this output goes to the high-impedance state.

Figure 1.16.33. Timing chart for setting Souti's initial value and how to set it

## S I/Oi operation timing

Figure 1.16.34 shows the S I/Oi operation timing


Figure 1.16.34. S I/Oi operation timing chart

## A-D Converter

The A-D converter consists of one 10-bit successive approximation A-D converter circuit with a capacitive coupling amplifier. Pins P100 to P107, P95, and P96 also function as the analog signal input pins. The direction registers of these pins for A-D conversion must therefore be set to input. The Vref connect bit (bit 5 at address 03D716) can be used to isolate the resistance ladder of the A-D converter from the reference voltage input pin (VREF) when the A-D converter is not used. Doing so stops any current flowing into the resistance ladder from VreF, reducing the power dissipation. When using the A-D converter, start A-D conversion only after setting bit 5 of 03 D 716 to connect Vref. The result of A-D conversion is stored in the A-D registers of the selected pins. When set to 10-bit precision, the low 8 bits are stored in the even addresses and the high 2 bits in the odd addresses. When set to 8 -bit precision, the low 8 bits are stored in the even addresses.
Table 1.17.1 shows the performance of the A-D converter. Figure 1.17.1 shows the block diagram of the A-D converter, and Figures 1.17.2 and 1.17.3 show the A-D converter-related registers.

Table 1.17.1. Performance of A-D converter

| Item |  |
| :--- | :--- |
| Method of A-D conversion | Successive approximation (capacitive coupling amplifier) |
| Analog input voltage (Note 1) | OV to AVCC (VCC) |

Note 1: Does not depend on use of sample and hold function.
Note 2: Divide the frequency if $f($ XIN $)$ exceeds 10 MHz , and make \$AD frequency equal to or less than 10 MHz . Without sample and hold function, set the $\phi A D$ frequency to 250 kHz min. With the sample and hold function, set the фAD frequency to 1 MHz min.


Figure 1.17.1. Block diagram of A-D converter

## A-D control register 0 (Note 1)



A-D control register 1 (Note)


Note: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate.

Figure 1.17.2. A-D converter-related registers (1)

A-D control register 2 (Note)


Note: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate.


Figure 1.17.3. A-D converter-related registers (2)

## (1) One-shot mode

In one-shot mode, the pin selected using the analog input pin select bit is used for one-shot A-D conversion. Table 1.17.2 shows the specifications of one-shot mode. Figure 1.17.4 shows the A-D control register in one-shot mode.
Table 1.17.2. One-shot mode specifications

| Item | Specification |
| :--- | :--- |
| Function | The pin selected by the analog input pin select bit is used for one A-D conversion |
| Start condition | Writing "1" to A-D conversion start flag |
| Stop condition | - End of A-D conversion (A-D conversion start flag changes to "0", except <br> when external trigger is selected) <br> -Writing "0" to A-D conversion start flag |
| Interrupt request generation timing | End of A-D conversion |
| Input pin | One of ANo to AN7, as selected |
| Reading of result of A-D converter | Read A-D register corresponding to selected pin |

A-D control register 0 (Note 1)


A-D control register 1 (Note)


Figure 1.17.4. A-D conversion register in one-shot mode

## (2) Repeat mode

In repeat mode, the pin selected using the analog input pin select bit is used for repeated A-D conversion. Table 1.17.3 shows the specifications of repeat mode. Figure 1.17 .5 shows the A-D control register in repeat mode.

Table 1.17.3. Repeat mode specifications

| Item | Specification |
| :--- | :--- |
| Function | The pin selected by the analog input pin select bit is used for repeated A-D conversion |
| Star condition | Writing "1" to A-D conversion start flag |
| Stop condition | Writing "0" to A-D conversion start flag |
| Interrupt request generation timing | None generated |
| Input pin | One of ANo to AN7, as selected |
| Reading of result of A-D converter | Read A-D register corresponding to selected pin (at any time) |

A-D control register 0 (Note 1)


Note 1: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate.
Note 2: When changing A-D operation mode, set analog input pin again.

A-D control register 1 (Note)


Figure 1.17.5. A-D conversion register in repeat mode

## (3) Single sweep mode

In single sweep mode, the pins selected using the A-D sweep pin select bit are used for one-by-one A-D conversion. Table 1.17 .4 shows the specifications of single sweep mode. Figure 1.17.6 shows the A-D control register in single sweep mode.
Table 1.17.4. Single sweep mode specifications

| Item | Specification |
| :--- | :--- |
| Function | The pins selected by the A-D sweep pin select bit are used for one-by-one A-D conversion |
| Start condition | Writing "1" to A-D converter start flag |
| Stop condition | • End of A-D conversion (A-D conversion start flag changes to "0", except <br> when external trigger is selected) <br> • Writing "0" to A-D conversion start flag |
| Interrupt request generation timing | End of A-D conversion |
| Input pin | ANo and AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins), or ANo to AN7 (8 pins) |
| Reading of result of A-D converter | Read A-D register corresponding to selected pin |

A-D control register 0 (Note)


A-D control register 1 (Note 1)


Figure 1.17.6. A-D conversion register in single sweep mode

## (4) Repeat sweep mode 0

In repeat sweep mode 0, the pins selected using the A-D sweep pin select bit are used for repeat sweep A-D conversion. Table 1.17 .5 shows the specifications of repeat sweep mode 0 . Figure 1.17 .7 shows the A-D control register in repeat sweep mode 0.
Table 1.17.5. Repeat sweep mode 0 specifications

| Item | Specification |
| :--- | :--- |
| Function | The pins selected by the A-D sweep pin select bit are used for repeat A-D conversion |
| Start condition | Writing "1" to A-D conversion start flag |
| Stop condition | Writing "0" to A-D conversion start flag |
| Interrupt request generation timing | None generated |
| Input pin | ANo and AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins), or AN0 to AN7 (8 pins) |
| Reading of result of A-D converter | Read A-D register corresponding to selected pin (at any time) |

## A-D control register 0 (Note)



A-D control register 1 (Note 1)


Figure 1.17.7. A-D conversion register in repeat sweep mode 0

## (5) Repeat sweep mode 1

In repeat sweep mode 1, all pins are used for A-D conversion with emphasis on the pin or pins selected using the A-D sweep pin select bit. Table 1.17 .6 shows the specifications of repeat sweep mode 1. Figure 1.17 .8 shows the A-D control register in repeat sweep mode 1.

Table 1.17.6. Repeat sweep mode 1 specifications

| Item | Specification |
| :---: | :---: |
| Function | All pins perform repeat A-D conversion, with emphasis on the pin or pins selected by the A-D sweep pin select bit <br> Example : ANo selected $\mathrm{AN} 0 \rightarrow \mathrm{AN} 1 \rightarrow \mathrm{AN} 0 \rightarrow \mathrm{AN} 2 \rightarrow \mathrm{AN} 0 \rightarrow \mathrm{AN} 3$, etc |
| Start condition | Writing "1" to A-D conversion start flag |
| Stop condition | Writing "0" to A-D conversion start flag |
| Interrupt request generation timing | None generated |
| Input pin | With emphasis on these pins ; ANo (1 pin), ANo and AN1 (2 pins), ANo to AN2 (3 pins), ANo to AN3 (4 pins) |
| Reading of result of A-D converter | Read A-D register corresponding to selected pin (at any time) |



Figure 1.17.8. A-D conversion register in repeat sweep mode 1

## (a) Sample and hold

Sample and hold is selected by setting bit 0 of the A-D control register 2 (address 03D416) to " 1 ". When sample and hold is selected, the rate of conversion of each pin increases. As a result, a 28 QAD cycle is achieved with 8 -bit resolution and 33 фAD with 10-bit resolution. Sample and hold can be selected in all modes. However, in all modes, be sure to specify before starting A-D conversion whether sample and hold is to be used.

## (b) Extended analog input pins

In one-shot mode and repeat mode, the input via the extended analog input pins ANEX0 and ANEX1 can also be converted from analog to digital.
When bit 6 of the A-D control register 1 (address 03D716) is " 1 " and bit 7 is " 0 ", input via ANEX0 is converted from analog to digital. The result of conversion is stored in A-D register 0 .

When bit 6 of the A-D control register 1 (address 03D716) is " 0 " and bit 7 is " 1 ", input via ANEX1 is converted from analog to digital. The result of conversion is stored in A-D register 1.

## (c) External operation amp connection mode

In this mode, multiple external analog inputs via the extended analog input pins, ANEX0 and ANEX1, can be amplified together by just one operation amp and used as the input for A-D conversion.
When bit 6 of the A-D control register 1 (address 03D716) is " 1 " and bit 7 is " 1 ", input via ANo to AN7 is output from ANEX0. The input from ANEX1 is converted from analog to digital and the result stored in the corresponding A-D register. The speed of A-D conversion depends on the response of the external operation amp. Do not connect the ANEX0 and ANEX1 pins directly. Figure 1.17.9 is an example of how to connect the pins in external operation amp mode.


Figure 1.17.9. Example of external op-amp connection mode

## D-A Converter

This is an 8-bit, R-2R type D-A converter. The microcomputer contains two independent D-A converters of this type.
$D-A$ conversion is performed when a value is written to the corresponding $D-A$ register. Bits 0 and 1 (D-A output enable bits) of the D-A control register decide if the result of conversion is to be output. Do not set the target port to output mode if D-A conversion is to be performed. When the D-A output is enabled, the pullup function of the corresponding port is automatically disabled.
Output analog voltage $(\mathrm{V})$ is determined by a set value ( n : decimal) in the D-A register.

$$
\begin{aligned}
& V=\text { VREF } X n / 256(\mathrm{n}=0 \text { to } 255) \\
& \text { VREF : reference voltage }
\end{aligned}
$$

Table 1.18.1 lists the performance of the D-A converter. Figure 1.18 .1 shows the block diagram of the D-A converter. Figure 1.18 .2 shows the D-A control register. Figure 1.18 .3 shows the D-A converter equivalent circuit.

Table 1.18.1. Performance of D-A converter

| Item | Performance |
| :--- | :--- |
| Conversion method | R-2R method |
| Resolution | 8 bits |
| Analog output pin | 2 channels |



Figure 1.18.1. Block diagram of D-A converter


Figure 1.18.2. D-A control register


Figure 1.18.3. D-A converter equivalent circuit

## CRC Calculation Circuit

The Cyclic Redundancy Check (CRC) calculation circuit detects an error in data blocks. The microcomputer uses a generator polynomial of CRC_CCITT ( $X^{16}+X^{12}+X^{5}+1$ ) to generate CRC code.
The CRC code is a 16 -bit code generated for a block of a given data length in multiples of 8 bits. The CRC code is set in a CRC data register each time one byte of data is transferred to a CRC input register after writing an initial value into the CRC data register. Generation of CRC code for one byte of data is completed in two machine cycles.
Figure 1.19 .1 shows the block diagram of the CRC circuit. Figure 1.19.2 shows the CRC-related registers. Figure 1.19 .3 shows the calculation example using the CRC calculation circuit.


Figure 1.19.1. Block diagram of CRC circuit


Figure 1.19.2. CRC-related registers


The code resulting from sending 0116 in LSB first mode is (1000 0000). Thus the CRC code in the generating polynomial, $\left(X^{16}+X^{12}+X^{5}+1\right)$, becomes the remainder resulting from dividing (1000 0000) $X^{16}$ by (1 0001000000100001 ) in conformity with the modulo-2 operation.

| LSB |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 |  |  | 10001000 |  |
| 10001000000100001 | 10000000 | 00000000 | 0000 | 0000 |
|  | 10001000 | 00010000 | 1 |  |
|  | 1000 | 00010000 | 1000 | 0 |
|  | 1000 | 10000001 | 0000 | 1 |
|  | $\mathrm{LSB}^{\top}$ | $10010001$ | $1000$ | $1000$ |
| 9 | 8 | 11 |  |  |
|  | 4 | $\checkmark$ |  |  |

Modulo-2 operation is operation that complies with the law given below.

$$
\begin{array}{r}
0+0=0 \\
0+1=1 \\
1+0=1 \\
1+1=0 \\
-1=1
\end{array}
$$

1
Thus the CRC code becomes (1001 00011000 1000). Since the operation is in LSB first mode, the (1001 00011000 1000) corresponds to 118916 in hexadecimal notation. If the CRC operation in MSB first mode is necessary in the CRC operation circuit built in the M16C, switch between the LSB side and the MSB side of the input-holding bits, and carry out the CRC operation. Also switch between the MSB and LSB of the result as stored in CRC data.


Figure 1.19.3. Calculation example using the CRC calculation circuit

## Programmable I/O Ports

There are 87 programmable I/O ports: P0 to P10 (excluding P85). Each port can be set independently for input or output using the direction register. A pull-up resistance for each block of 4 ports can be set. P85 is an input-only port and has no built-in pull-up resistance.
Figures 1.20 .1 to 1.20 .4 show the programmable I/O ports. Figure 1.20 .5 shows the I/O pins. Each pin functions as a programmable I/O port and as the I/O for the built-in peripheral devices.
To use the pins as the inputs for the built-in peripheral devices, set the direction register of each pin to input mode. When the pins are used as the outputs for the built-in peripheral devices (other than the D-A converter), they function as outputs regardless of the contents of the direction registers. When pins are to be used as the outputs for the D-A converter, do not set the direction registers to output mode. See the descriptions of the respective functions for how to set up the built-in peripheral devices.

## (1) Direction registers

Figure 1.20 .6 shows the direction registers.
These registers are used to choose the direction of the programmable I/O ports. Each bit in these registers corresponds one for one to each I/O pin.
In memory expansion and microprocessor mode, the contents of corresponding direction register of pins Ao to A19, Do to D15, $\overline{\mathrm{CSO}}$ to $\overline{\mathrm{CS3}}, \overline{\mathrm{RD}}, \overline{\mathrm{WRL}} / \overline{\mathrm{WR}}, \overline{\mathrm{WRH}} / \overline{\mathrm{BHE}}, \mathrm{ALE}, \overline{\mathrm{RDY}}, \overline{\mathrm{HOLD}}, \overline{\mathrm{HLDA}}$ and BCLK cannot be modified.
Note: There is no direction register bit for P85.

## (2) Port registers

Figure 1.20 .7 shows the port registers.
These registers are used to write and read data for input and output to and from an external device. A port register consists of a port latch to hold output data and a circuit to read the status of a pin. Each bit in port registers corresponds one for one to each I/O pin.
In memory expansion and microprocessor mode, the contents of corresponding port register of pins A0 to A19, Do to D15, $\overline{\mathrm{CSO}}$ to $\overline{\mathrm{CS} 3}, \overline{\mathrm{RD}}, \overline{\mathrm{WRL}} / \overline{\mathrm{WR}}, \overline{\mathrm{WRH}} / \overline{\mathrm{BHE}}, \mathrm{ALE}, \overline{\mathrm{RDY}}, \overline{\mathrm{HOLD}}, \overline{\mathrm{HLDA}}$ and BCLK cannot be modified.

## (3) Pull-up control registers

Figure 1.20 .8 shows the pull-up control registers.
The pull-up control register can be set to apply a pull-up resistance to each block of 4 ports. When ports are set to have a pull-up resistance, the pull-up resistance is connected only when the direction register is set for input.
However, in memory expansion mode and microprocessor mode, the pull-up control register of P0 to P3, $P 40$ to P43, and P5 is invalid. The contents of register can be changed, but the pull-up resistance is not connected.

## (4) Port control register

Figure 1.20 .9 shows the port control register.
The bit 0 of port control register is used to read port P1 as follows:
0 : When port P1 is input port, port input level is read.
When port P1 is output port, the contents of port P1 register is read.
1 : The contents of port P1 register is read always.
This register is valid in the following:

- External bus width is 8 bits in microprocessor mode or memory expansion mode.
- Port P1 can be used as a port in multiplexed bus for the entire space.

P00 to P07, P20 to P27, P30 to P37, P40 to P47, P50 to P54, P56

P10 to P14

P15 to P17

P57, P60, P61, P64, P65,
P72 to P76, P80, P81, P90, P92


Note :1 $\quad . \cdots+\cdots \cdots \cdot$ symbolizes a parasitic diode.
Do not apply a voltage higher than Vcc to each port.

Figure 1.20.1. Programmable I/O ports (1)


Figure 1.20.2. Programmable I/O ports (2)


Figure 1.20.3. Programmable I/O ports (3)


Figure 1.20.4. Programmable I/O ports (4)


Note 1: ....- $\quad$ symbolizes a parasitic diode.
Do not apply a voltage higher than Vcc to each pin.
Note 2: A parasitic diode on the Vcc side is added to the mask ROM version.
Do not apply a voltage higher than Vcc to each pin.

Figure 1.20.5. I/O pins

Port Pi direction register (Note 1, 2)


Address
03E216, 03E316, 03E616, 03E716, 03EA16 03EB16, 03EE16, 03EF16, 03F316, 03F616

When reset 0016

Port P8 direction register


Figure 1.20.6. Direction register

Port Pi register (Note 2)


Note 1: Since P70 and P71 are N-channel open drain ports, the data is high-impedance.
Note 2: In memory expansion and microprocessor mode, the contents of corresponding port Pi register of pins Ao to A19, Do to D15, CS 0 to $\overline{\mathrm{CS} 3}$, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA and BCLK cannot be modified.

Port P8 register


Figure 1.20.7. Port register

## Pull-up control register 0 (Note)



Note : In memory expansion and microprocessor mode, the content of this register can be changed, but the pull-up resistance is not connected.
Pull-up control register 1


Note 1: Since P70 and P71 are N-channel open drain ports, pull-up is not available for them.
Note 2: When the Vcc level is being impressed to the CNVss terminal, this register becomes to 0216 when reset (PU11 becomes to " 1 ").
Note 3: In memory expansion and microprocessor mode, the content of these bits can be changed, but the pull-up resistance is not connected.

Pull-up control register 2


Figure 1.20.8. Pull-up control register

## Port control register



Figure 1.20.9. Port control register

Table 1.20.1. Example connection of unused pins in single-chip mode

| Pin name | Connection |
| :--- | :--- |
| Ports P0 to P10 <br> (excluding P85) | After setting for input mode, connect every pin to Vss via a resistor <br> (pull-down); or after setting for output mode, leave these pins open. |
| Xout (Note) | Open |
| $\overline{\mathrm{NMI}}$ | Connect via resistor to Vcc (pull-up) |
| AVcc | Connect to Vcc |
| AVss, VREF, BYTE | Connect to Vss |

Note: With external clock input to XIN pin.

Table 1.20.2. Example connection of unused pins in memory expansion mode and microprocessor mode

| Pin name | Connection |
| :--- | :--- |
| Ports P6 to P10 <br> (excluding P85) | After setting for input mode, connect every pin to Vss via a resistor <br> (pull-down); or after setting for output mode, leave these pins open. |
| P45 / $\overline{\mathrm{CS1} 1}$ to P47 / $\overline{\mathrm{CS3}}$ | Set ports to input mode, set output enable bits of $\overline{\text { CS1 through } \overline{\mathrm{CS3}} \text { to }}$ <br> 0, and connect to Vcc via resistors (pull-up). |
| $\overline{\mathrm{BHE}, ~ A L E, ~} \overline{\mathrm{HLDA}}$, <br> XouT (Note 1), BCLK (Note 2) | Open |
| $\overline{\text { HOLD }, \overline{\text { RDY }}, \overline{\text { NMI }}}$ | Connect via resistor to Vcc (pull-up) |
| AVCC | Connect to Vcc |
| AVss, VREF | Connect to Vss |

Note 1: With external clock input to XIN pin.
Note 2: When the BCLK output disable bit (bit 7 at address 000416 ) is set to " 1 ", connect to Vcc via a resistor (pull-up).


Figure 1.20.10. Example connection of unused pins

## Items to be submitted when ordering masked ROM version

Please submit the following when ordering masked ROM products:
(1) Mask ROM confirmation form
(2) Mark specification sheet
(3) ROM data : Floppy disks *
*: 3.5-inch double-sided high-density disk (IBM format) is required per pattern.

Table 1.23.1. Absolute maximum ratings

| Symbol |  | Parameter | Condition | Rated value | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply voltage |  | Vcc=AVcc | -0.3 to 6.5 | V |
| AVcc | Analog supply voltage |  | Vcc=AVcc | -0.3 to 6.5 | V |
| VI | Input voltage | RESET, CNVss, BYTE, <br> P0o to P07, P10 to P17, P2o to P27, P30 to P37, P40 to P47, P50 to P57, P6o to P67, P72 to P77, P80 to P87, P9o to P97, P10o to P107, <br> Vref, Xin |  | -0.3 to Vcc+0.3 | V |
|  |  | P70, P71 |  | -0.3 to 6.5 | V |
| Vo | Output voltage | P0o to P07, P1o to P17, P20 to P27, P3o to P37,P4o to P47, P50 to P57, P60 to P67,P72 to P77, P80 to P84, P86, P87, P9o to P97, P100 to P107, Xout |  | -0.3 to Vcc+0.3 | V |
|  |  | P70, P71 |  | -0.3 to 6.5 | V |
| Pd | Power dissipation |  | Topr $=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating ambient temperature |  |  | -20 to 85 / -40 to 85 (Note) | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  |  | -65 to 150 | C |

Note : Specify a product of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ to use it.

Table 1.23.2. Recommended operating conditions (referenced to $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 5.5 V at $\mathrm{Topr}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (Note 3) unless otherwise specified)

| Symbol | Parameter |  |  |  |  |  | tandard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Min | Typ. | Max. |  |
| Vcc | Supply voltage |  |  |  |  | 2.7 | 5.0 | 5.5 | V |
| AVcc | Analog supply voltage |  |  |  |  |  | Vcc |  | V |
| Vss | Supply voltage |  |  |  |  |  | 0 |  | V |
| AVss | Analog supply voltage |  |  |  |  |  | 0 |  | V |
| VIH | HIGH input voltage | P 31 to $\mathrm{P} 37, \mathrm{P} 40$ to $\mathrm{P} 47, \mathrm{P} 50$ to $\mathrm{P} 57, \mathrm{P} 60$ to P 67 , P 72 to $\mathrm{P} 77, \mathrm{P} 80$ to $\mathrm{P} 87, \mathrm{P} 90$ to $\mathrm{P} 97, \mathrm{P} 100$ to P 107 , Xin, RESET, CNVss, BYTE |  |  |  | 0.8 Vcc |  | Vcc | V |
|  |  | P70, P71 |  |  |  | 0.8 Vcc |  | 6.5 | V |
|  |  | P 00 to $\mathrm{P} 07, \mathrm{P} 10$ to $\mathrm{P} 17, \mathrm{P} 20$ to $\mathrm{P} 27, \mathrm{P} 30$ (during single-chip mode) |  |  |  | 0.8 Vcc |  | Vcc | V |
|  |  | P00 to P07, P1o to P17, P20 to P27, P30 (data input function during memory expansion and microprocessor modes) |  |  |  | 0.5 Vcc |  | Vcc | V |
| VIL | LOW input voltage | P31 to P37, P4o to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P9o to P97, P100 to P107, Xin, RESET, CNVss, BYTE |  |  |  | 0 |  | 0.2Vcc | V |
|  |  | P 00 to $\mathrm{P} 07, \mathrm{P} 10$ to $\mathrm{P} 17, \mathrm{P} 20$ to $\mathrm{P} 27, \mathrm{P} 30$ (during single-chip mode) |  |  |  | 0 |  | 0.2 Vcc | V |
|  |  | P0o to P07, P1o to P17, P2o to P27, P30 <br> (data input function during memory expansion and microprocessor modes) |  |  |  | 0 |  | 0.16 Vcc | V |
| $\mathrm{IOH}_{\text {(peak }}$ | HIGH peak output <br> current P 00 to $\mathrm{P} 07, \mathrm{P} 10$ to $\mathrm{P} 17, \mathrm{P} 20$ to $\mathrm{P} 27, \mathrm{P} 30$ to P 37, <br>  P 40 to $\mathrm{P} 47, \mathrm{P} 50$ to $\mathrm{P} 57, \mathrm{P} 60$ to $\mathrm{P} 67, \mathrm{P} 72$ to P 77, <br> P 80 to $\mathrm{P} 84, \mathrm{P} 86, \mathrm{P} 87, \mathrm{P} 90$ to $\mathrm{P} 97, \mathrm{P} 100$ to P 107  |  |  |  |  |  |  | -10.0 | mA |
| IOH (avg) | HIGH average output current |  | P 0 to $\mathrm{P} 07, \mathrm{P} 10$ to $\mathrm{P} 17, \mathrm{P} 20$ to $\mathrm{P} 27, \mathrm{P} 30$ to P 37 , P40 to P47, P50 to P57, P60 to P67, P72 to P77, P80 to P84, P86, P87, P9o to P97, P100 to P107 |  |  |  |  | -5.0 | mA |
| $\mathrm{IOL}_{\text {(peak) }}$ | LOW peak output current |  | P00 to P07, P1o to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P 80 to $\mathrm{P} 84, \mathrm{P} 86, \mathrm{P} 87, \mathrm{P} 9$ to $\mathrm{P} 97, \mathrm{P} 100$ to P 107 |  |  |  |  | 10.0 | mA |
| IOL (avg) | LOW average output current |  | P 0 to $\mathrm{P} 07, \mathrm{P} 10$ to $\mathrm{P} 17, \mathrm{P} 20$ to $\mathrm{P} 27, \mathrm{P} 30$ to P 37 , P40 to P47, P50 to P57, P60 to P67, P70 to P77, P 80 to $\mathrm{P} 84, \mathrm{P} 86, \mathrm{P} 87, \mathrm{P} 9$ to $\mathrm{P} 97, \mathrm{P} 100$ to P 107 |  |  |  |  | 5.0 | mA |
| $f(X I N)$ | Main clock input oscillation frequency |  | No wait | Mask ROM version, Flash memory 5V version (Note 5) | $\mathrm{Vcc}=4.2 \mathrm{~V}$ to 5.5 V | 0 |  | 16 | MHz |
|  |  |  | $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 4.2V |  | 0 |  | $\begin{array}{\|c\|} \hline 7.33 \times V \mathrm{Vcc} \\ -14.791 \\ \hline \end{array}$ | MHz |  |
|  |  |  | With wait | Mask ROM version, Flash memory 5V version (Note 5) | $\mathrm{Vcc}=4.2 \mathrm{~V}$ to 5.5 V | 0 |  | 16 | MHz |
|  |  |  | $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 4.2V |  | 0 |  | $\begin{gathered} 4 \times \text { Vcc } \\ -0.8 \\ \hline \end{gathered}$ | MHz |  |
| $\mathrm{f}(\mathrm{XcIN})$ | Subclock oscillation frequency |  |  |  |  |  | 32.768 | 50 | kHz |

Note 1: The mean output current is the mean value within 100 ms .
Note 2: The total lol (peak) for ports P0, P1, P2, P86, P87, P9, and P10 must be 80mA max. The total loh (peak) for ports P0, P1, P2, P86, P87, P9, and P10 must be 80mA max. The total lol (peak) for ports P3, P4, P5, P6, P7, and P80 to P84 must be 80 mA max. The total Ioh (peak) for ports P3, P4, P5, P6, P72 to P77, and P80 to P84 must be 80 mA max.
Note 3: Specify a product of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ to use it.
Note 4: Relationship between main clock oscillation frequency and supply voltage.



Note 5: Execute case without wait, program / erase of flash memory by $\mathrm{Vcc}=4.2 \mathrm{~V}$ to 5.5 V and $\mathrm{f}(\mathrm{BCLK}) \leq 6.25 \mathrm{MHz}$. Execute case with wait, program / erase of flash memory by $\mathrm{VCC}=4.2 \mathrm{~V}$ to 5.5 V and $f(B C L K) \leq 12.5 \mathrm{MHz}$.

## $\mathrm{Vcc}=5 \mathrm{~V}$

Table 1.23.3. A-D conversion characteristics (referenced to $\mathrm{VCC}=\mathrm{AVCC}=\mathrm{V}$ REF $=2.7 \mathrm{~V}$ to 5.5 V , $\mathrm{Vss}=\mathrm{AV}$ SS $=$ OV at Topr $=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (Note 4) unless otherwise specified)


Note 1: Do $f(X I N)$ in range of main clock input oscillation frequency prescribed with recommended operating conditions of table 1.23.2. Divide the $f$ AD if $f(X I N)$ exceeds 10 MHz , and make AD operation clock frequency (ØAD) equal to or lower than 10 MHz . And divide the f AD if Vcc is less than 4.2 V , and make AD operation clock frequency ( $(\mathrm{AD}$ ) equal to or lower than $f \mathrm{AD} / 2$.
Note 2: A case without sample \& hold function turn AD operation clock frequency (ØAD) into 250 kHz or more in addition to a limit of Note 1.
A case with sample \& hold function turn AD operation clock frequency ( $(A D)$ into 1 MHz or more in addition to a limit of Note 1.
Note 3: Connect AV cc pin to Vcc pin and apply the same electric potential.
Note 4: Specify a product of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ to use it.
Table 1.23.4. D-A conversion characteristics (referenced to $\mathrm{VCC}=\mathrm{VREF}=2.7 \mathrm{~V}$ to 5.5 V , V SS $=\mathrm{AVSS}$ $=0 \mathrm{~V}$, at Topr $=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (Note 2) unless otherwise specified)

| Symbol | Parameter |  | Measuring condition | Standard |  |  |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
|  |  | Unit |  |  |  |  |
| - |  | Typ. | Max. | Mnit |  |  |
| - | Absolute accuracy |  |  |  | 8 | Bits |
| tsu | Setup time |  |  |  | 1.0 | $\%$ |
| Ro | Output resistance |  | 4 | 10 | 20 | $\mathrm{ks} \Omega$ |
| IvREF | Reference power supply input current | (Note 1) |  |  | 1.5 | mA |

Note 1: This applies when using one D-A converter, with the D-A register for the unused D-A converter set to "0016".
The A-D converter's ladder resistance is not included.
Also, when D-A register contents are not " 0016 ", the current IVREF always flows even though Vref may have been set to be unconnected by the A-D control register.
Note 2: Specify a product of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ to use it.
Table 1.23.5. Flash memory version electrical characteristics
(referenced to $\mathrm{Vcc}=4.2 \mathrm{~V}$ to 5.5 V , at Topr $=0$ to $60^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter | Standard |  |  | Unit |
| :--- | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max |  |
| Page program time |  | 6 | 120 | ms |
| Block erase time |  | 50 | 600 | ms |
| Erase all unlocked blocks time |  | $50 \times \mathrm{n}$ (Note) | $600 \times \mathrm{n}$ (Note) | ms |
| Lock bit program time |  | 6 | 120 | ms |

Note : n denotes the number of block erases.

## $\mathrm{Vcc}=5 \mathrm{~V}$

Table 1.23.6. Electrical characteristics (referenced to $\mathrm{VCC}=4.2 \mathrm{~V}$ to 5.5 V , V SS $=0 \mathrm{~V}$ at $\mathrm{Topr}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (Note 2), $\mathrm{f}(\mathrm{XIN})=16 \mathrm{MHz}$ unless otherwise specified)


Note 2: Specify a product of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ to use it.

## $\mathrm{Vcc}=5 \mathrm{~V}$

Timing requirements (referenced to $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{~V} S \mathrm{~S}=0 \mathrm{~V}$ at $\mathrm{Topr}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (*) unless otherwise specified)

* : Specify a product of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ to use it.

Table 1.23.7. External clock input

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc | External clock input cycle time | 62.5 |  | ns |
| tw $(\mathrm{H})$ | External clock input HIGH pulse width | 25 |  | ns |
| tw $(\mathrm{L})$ | External clock input LOW pulse width | 25 |  | ns |
| tr | External clock rise time |  | 15 | ns |
| tf | External clock fall time |  | 15 | ns |

Table 1.23.8. Memory expansion and microprocessor modes

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tac1(RD-DB) | Data input access time (no wait) |  | (Note) | ns |
| tac2(RD-DB) | Data input access time (with wait) |  | (Note) | ns |
| tac3(RD-DB) | Data input access time (when accessing multiplex bus area) |  | (Note) | ns |
| tsu(DB-RD) | Data input setup time | 40 |  | ns |
| tsu(RDY-BCLK) | $\overline{\mathrm{RDY}}$ input setup time | 30 |  | ns |
| tsu(HOLD-BCLK) | HOLD input setup time | 40 |  | ns |
| th(RD-DB) | Data input hold time | 0 |  | ns |
| th(BCLK -RDY) | RDY input hold time | 0 |  | ns |
| th(BCLK-HOLD ) | HOLD input hold time | 0 |  | ns |
| td(BCLK-HLDA ) | HLDA output delay time |  | 40 | ns |

Note: Calculated according to the BCLK frequency as follows:

$$
\begin{align*}
& \operatorname{tac} 1(R D-D B)=\frac{10^{9}}{f(B C L K) \times 2}-45 \quad[\mathrm{~ns}] \\
& \operatorname{tac} 2(R D-D B)=\frac{3 \times 10^{9}}{f(B C L K) \times 2}-45 \quad[\mathrm{~ns}] \\
& \operatorname{tac} 3(R D-D B)=\frac{3 \times 10^{9}}{f(B C L K) \times 2}-45 \quad[\mathrm{~ns}] \tag{ns}
\end{align*}
$$

## $\mathrm{Vcc}=5 \mathrm{~V}$

Timing requirements (referenced to $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}$ at $\mathrm{Topr}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (*) unless otherwise specified)

* : Specify a product of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ to use it.

Table 1.23.9. Timer A input (counter input in event counter mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TA) | TAils input cycle time | 100 |  | ns |
| tw(TAH) | TAiln input HIGH pulse width | 40 |  | ns |
| tw(TAL) | TAis input LOW pulse width | 40 |  | ns |

Table 1.23.10. Timer A input (gating input in timer mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | ---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TA) | TAiin input cycle time | 400 |  | ns |
| tw(TAH) | TAiin input HIGH pulse width | 200 |  | ns |
| tw(TAL) | TAiin input LOW pulse width | 200 | ns |  |

Table 1.23.11. Timer A input (external trigger input in one-shot timer mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | ---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{tc}(\mathrm{TA})$ | TAiin input cycle time | 200 |  | ns |
| $\mathrm{tw}(\mathrm{TAH})$ | TAiin input HIGH pulse width | 100 |  | ns |
| $\mathrm{tw}(\mathrm{TAL})$ | TAiin input LOW pulse width | 100 | ns |  |

Table 1.23.12. Timer A input (external trigger input in pulse width modulation mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :--- | ---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{tw}(\mathrm{TAH})$ | TAiIN input HIGH pulse width | 100 |  | ns |
| $\mathrm{tw}(\mathrm{TAL})$ | TAiIN input LOW pulse width | 100 | ns |  |

Table 1.23.13. Timer $A$ input (up/down input in event counter mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(UP) | TAiout input cycle time | 2000 |  | ns |
| tw(UPH) | TAiout input HIGH pulse width | 1000 |  | ns |
| tw(UPL) | TAiout input LOW pulse width | 1000 |  | ns |
| tsu(UP-TIN) | TAiout input setup time | 400 |  | ns |
| th(TIN-UP) | TAiout input hold time | 400 |  | ns |

## $\mathrm{Vcc}=5 \mathrm{~V}$

Timing requirements (referenced to $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{~V} S \mathrm{~S}=0 \mathrm{~V}$ at $\mathrm{Topr}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (*) unless otherwise specified)

* : Specify a product of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ to use it.

Table 1.23.14. Timer B input (counter input in event counter mode)

| Symbol | Parameter |  | Standard |  |
| :--- | :--- | ---: | :---: | :---: |
|  |  | Unit |  |  |
| $\mathrm{tc}(\mathrm{TB})$ | TBiin input cycle time (counted on one edge) |  |  |  |
| $\mathrm{tw}(\mathrm{TBH})$ | TBiin input HIGH pulse width (counted on one edge) | 100 |  | ns |
| $\mathrm{tw}(\mathrm{TBL})$ | TBiin input LOW pulse width (counted on one edge) | 40 |  | ns |
| $\mathrm{tc}(\mathrm{TB})$ | TBiin input cycle time (counted on both edges) | 40 |  | ns |
| $\mathrm{tw}(\mathrm{TBH})$ | TBiin input HIGH pulse width (counted on both edges) | 200 |  | ns |
| $\mathrm{tw}(\mathrm{TBL})$ | TBiin input LOW pulse width (counted on both edges) | 80 |  | ns |

Table 1.23.15. Timer B input (pulse period measurement mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TB) | TBiin input cycle time | 400 |  | ns |
| tw(TBH) | TBiin input HIGH pulse width | 200 |  | ns |
| tw(TBL) | TBiin input LOW pulse width | 200 | ns |  |

Table 1.23.16. Timer B input (pulse width measurement mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{tc}(\mathrm{TB})$ | TBiin input cycle time | 400 |  | ns |
| $\mathrm{tw}(\mathrm{TBH})$ | TBiin input HIGH pulse width | 200 |  | ns |
| $\mathrm{tw}(\mathrm{TBL})$ | TBiin input LOW pulse width | 200 |  | ns |

Table 1.23.17. A-D trigger input

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | ---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{tc}(\mathrm{AD})$ | $\overline{\text { ADTRG }}$ input cycle time (trigger able minimum) | 1000 |  | ns |
| tw(ADL) | $\overline{\text { ADTRG input LOW pulse width }}$ | 125 |  | ns |

Table 1.23.18. Serial I/O

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLKi input cycle time | 200 |  | ns |
| tw(CKH) | CLKi input HIGH pulse width | 100 |  | ns |
| tw(CKL) | CLKi input LOW pulse width | 100 |  | ns |
| td(C-Q) | TxDi output delay time |  | 80 | ns |
| th(C-Q) | TxDi hold time | 0 |  | ns |
| tsu(D-C) | RxDi input setup time | 30 |  | ns |
| th(C-D) | RxDi input hold time | 90 |  | ns |

Table 1.23.19. External interrupt $\overline{\text { INTi }}$ inputs

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tw(INH) | $\overline{\mathrm{INTi}}$ input HIGH pulse width | 250 |  | ns |
| tw(INL) | $\overline{\mathrm{INTi}}$ input LOW pulse width | 250 | ns |  |

## $\mathrm{Vcc}=5 \mathrm{~V}$

Switching characteristics (referenced to $\mathrm{Vcc}=5 \mathrm{~V}$, Vss $=0 \mathrm{~V}$ at Topr $=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (Note 3), CM15 = "1" unless otherwise specified)

Table 1.23.20. Memory expansion mode and microprocessor mode (no wait)

| Symbol | Parameter | Measuring condition | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| td(BCLK-AD) | Address output delay time | Figure 1.23.1 |  | 25 | ns |
| th (BCLK-AD) | Address output hold time (BCLK standard) |  | 4 |  | ns |
| th(RD-AD) | Address output hold time (RD standard) |  | 0 |  | ns |
| th(WR-AD) | Address output hold time (WR standard) |  | 0 |  | ns |
| td(BCLK-CS) | Chip select output delay time |  |  | 25 | ns |
| th(BCLK-CS) | Chip select output hold time (BCLK standard) |  | 4 |  | ns |
| td(BCLK-ALE) | ALE signal output delay time |  |  | 25 | ns |
| th(BCLK-ALE) | ALE signal output hold time |  | -4 |  | ns |
| td (BCLK-RD) | RD signal output delay time |  |  | 25 | ns |
| th (BCLK-RD) | RD signal output hold time |  | 0 |  | ns |
| td(BCLK-WR) | WR signal output delay time |  |  | 25 | ns |
| th(BCLK-WR) | WR signal output hold time |  | 0 |  | ns |
| td(BCLK-DB) | Data output delay time (BCLK standard) |  |  | 40 | ns |
| th(BCLK-DB) | Data output hold time (BCLK standard) |  | 4 |  | ns |
| td(DB-WR) | Data output delay time (WR standard) |  | (Note1) |  | ns |
| th(WR-DB) | Data output hold time (WR standard)(Note2) |  | 0 |  | ns |

Note 1: Calculated according to the BCLK frequency as follows:

$$
\operatorname{td}(\mathrm{DB}-\mathrm{WR})=\frac{10^{9}}{\mathrm{f}(\mathrm{BCLK}) \times 2}-40 \quad[\mathrm{~ns}]
$$

Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus.
Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value.
Hold time of data bus is expressed in

$$
\mathrm{t}=-\mathrm{CR} \mathrm{X} \ln (1-\mathrm{VOL} / \mathrm{Vcc})
$$

by a circuit of the right figure.
For example, when VoL $=0.2 \mathrm{Vcc}, \mathrm{C}=30 \mathrm{pF}, \mathrm{R}=1 \mathrm{k} \Omega$, hold time
 of output "L" level is

$$
\begin{aligned}
\mathrm{t} & =-30 \mathrm{pF} \times 1 \mathrm{k} \Omega \times \ln (1-0.2 \mathrm{Vcc} / \mathrm{Vcc}) \\
& =6.7 \mathrm{~ns}
\end{aligned}
$$

Note 3: Specify a product of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ to use it.


Figure 1.23.1. Port P0 to P10 measurement circuit

## $\mathrm{VcC}=5 \mathrm{~V}$

Switching characteristics (referenced to $\mathrm{Vcc}=5 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$ at Topr $=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (Note 3), CM15 = " 1 " unless otherwise specified)

Table 1.23.21. Memory expansion mode and microprocessor mode (with wait, accessing external memory)

| Symbol | Parameter | Measuring condition | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| td(BCLK-AD) | Address output delay time | Figure 1.23.1 |  | 25 | ns |
| th(BCLK-AD) | Address output hold time (BCLK standard) |  | 4 |  | ns |
| $\mathrm{th}(\mathrm{RD}-\mathrm{AD})$ | Address output hold time (RD standard) |  | 0 |  | ns |
| th(WR-AD) | Address output hold time (WR standard) |  | 0 |  | ns |
| td(BCLK-CS) | Chip select output delay time |  |  | 25 | ns |
| th(BCLK-CS) | Chip select output hold time (BCLK standard) |  | 4 |  | ns |
| td (BCLK-ALE) | ALE signal output delay time |  |  | 25 | ns |
| th(BCLK-ALE) | ALE signal output hold time |  | -4 |  | ns |
| td(BCLK-RD) | RD signal output delay time |  |  | 25 | ns |
| th(BCLK-RD) | RD signal output hold time |  | 0 |  | ns |
| td(BCLK-WR) | WR signal output delay time |  |  | 25 | ns |
| th(BCLK-WR) | WR signal output hold time |  | 0 |  | ns |
| tt(BCLK-DB) | Data output delay time (BCLK standard) |  |  | 40 | ns |
| th(BCLK-DB) | Data output hold time (BCLK standard) |  | 4 |  | ns |
| td(DB-WR) | Data output delay time (WR standard) |  | (Note1) |  | ns |
| th(WR-DB) | Data output hold time (WR standard)(Note2) |  | 0 |  | ns |

Note 1: Calculated according to the BCLK frequency as follows:

$$
\operatorname{td}(\mathrm{DB}-\mathrm{WR})=\frac{10^{9}}{\mathrm{f}(\mathrm{BCLK})}-40 \quad[\mathrm{~ns}]
$$

Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus.
Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value.
Hold time of data bus is expressed in

$$
\mathrm{t}=-\mathrm{CR} \mathrm{X} \ln (1-\mathrm{VOL} / \mathrm{VCC})
$$

by a circuit of the right figure.
For example, when Vol $=0.2 \mathrm{Vcc}, \mathrm{C}=30 \mathrm{pF}, \mathrm{R}=1 \mathrm{k} \Omega$, hold time
 of output "L" level is

$$
\begin{aligned}
\mathrm{t} & =-30 \mathrm{pF} \times 1 \mathrm{k} \Omega \times \ln (1-0.2 \mathrm{Vcc} / \mathrm{Vcc}) \\
& =6.7 \mathrm{~ns} .
\end{aligned}
$$

Note 3: Specify a product of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ to use it.

Switching characteristics (referenced to $\mathrm{Vcc}=5 \mathrm{~V}$, Vss $=0 \mathrm{~V}$ at Topr $=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (Note 2), CM15 = " 1 " unless otherwise specified)

Table 1.23.22. Memory expansion mode and microprocessor mode
(with wait, accessing external memory, multiplex bus area selected)

| Symbol | Parameter | Measuring condition | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| td(BCLK-AD) | Address output delay time | Figure 1.23.1 |  | 25 | ns |
| $\operatorname{th}$ (BCLK-AD) | Address output hold time (BCLK standard) |  | 4 |  | ns |
| th(RD-AD) | Address output hold time (RD standard) |  | (Note1) |  | ns |
| th(WR-AD) | Address output hold time (WR standard) |  | (Note1) |  | ns |
| td(BCLK-CS) | Chip select output delay time |  |  | 25 | ns |
| $\operatorname{th}$ (BCLK-CS) | Chip select output hold time (BCLK standard) |  | 4 |  | ns |
| th(RD-CS) | Chip select output hold time (RD standard) |  | (Note1) |  | ns |
| th(WR-CS) | Chip select output hold time (WR standard) |  | (Note1) |  | ns |
| td(BCLK-RD) | RD signal output delay time |  |  | 25 | ns |
| $\operatorname{th}$ (BCLK-RD) | RD signal output hold time |  | 0 |  | ns |
| td(BCLK-WR) | WR signal output delay time |  |  | 25 | ns |
| th(BCLK-WR) | WR signal output hold time |  | 0 |  | ns |
| td(BCLK-DB) | Data output delay time (BCLK standard) |  |  | 40 | ns |
| $\operatorname{th}$ (BCLK-DB) | Data output hold time (BCLK standard) |  | 4 |  | ns |
| td(DB-WR) | Data output delay time (WR standard) |  | (Note1) |  | ns |
| th(WR-DB) | Data output hold time (WR standard) |  | (Note1) |  | ns |
| td(BCLK-ALE) | ALE signal output delay time (BCLK standard) |  |  | 25 | ns |
| $\operatorname{th}$ (BCLK-ALE) | ALE signal output hold time (BCLK standard) |  | -4 |  | ns |
| td(AD-ALE) | ALE signal output delay time (Address standard) |  | (Note1) |  | ns |
| $\operatorname{th}($ ALE-AD) | ALE signal output hold time (Adderss standard) |  | 30 |  | ns |
| td (AD-RD) | Post-address RD signal output delay time |  | 0 |  | ns |
| td(AD-WR) | Post-address WR signal output delay time |  | 0 |  | ns |
| tdz(RD-AD) | Address output floating start time |  |  | 8 | ns |

Note 1: Calculated according to the BCLK frequency as follows:

$$
\begin{array}{ll}
\operatorname{th}(\mathrm{RD}-\mathrm{AD})=\frac{10^{9}}{\mathrm{f}(\mathrm{BCLK}) \times 2} & {[\mathrm{~ns}]} \\
\operatorname{th}(\mathrm{WR}-\mathrm{AD})=\frac{10^{9}}{\mathrm{f}(\mathrm{BCLK}) \times 2} & {[\mathrm{~ns}]} \\
\operatorname{th}(\mathrm{RD}-\mathrm{CS})=\frac{10^{9}}{\mathrm{f}(\mathrm{BCLK}) \times 2} & {[\mathrm{~ns}]} \\
\operatorname{th}(\mathrm{WR}-\mathrm{CS})=\frac{10^{9}}{\mathrm{f}(\mathrm{BCLK}) \times 2} \\
\operatorname{td}(\mathrm{DB}-\mathrm{WR})=\frac{10^{9} \times 3}{\mathrm{f}(\mathrm{BCLK}) \times 2}-40 \quad[\mathrm{~ns}] \\
\operatorname{th}(\mathrm{WR}-\mathrm{DB})=\frac{10^{9}}{\mathrm{f}(\mathrm{BCLK}) \times 2} \\
\operatorname{td}(\mathrm{AD}-\mathrm{ALE})=\frac{10^{9}}{\mathrm{f}(\mathrm{BCLK}) \times 2}-25 \quad[\mathrm{~ns}]
\end{array}
$$

Note 2: Specify a product of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ to use it.


Figure 1.23.2. Vcc $=5 \mathrm{~V}$ timing diagram (1)


Figure 1.23.3. Vcc $=5 \mathrm{~V}$ timing diagram (2)


Figure 1.23.4. VCC $=5 \mathrm{~V}$ timing diagram (3)


Figure 1.23.5. Vcc $=5 \mathrm{~V}$ timing diagram (4)

## Memory Expansion Mode and Microprocessor Mode <br> $\mathrm{Vcc}=5 \mathrm{~V}$ (When accessing external memory area with wait, and select multiplexed bus)



Write timing


Measuring conditions :

- Vcc=5V
- Input timing voltage : Determined with $\mathrm{VIL}=0.8 \mathrm{~V}, \mathrm{~V} I \mathrm{H}=2.5 \mathrm{~V}$
- Output timing voltage : Determined with VoL=0.8V, VOH=2.0V

Figure 1.23.6. VCC $=5 \mathrm{~V}$ timing diagram (5)

Table 1.23.23. Electrical characteristics (referenced to $\mathrm{VCC}=2.7$ to 3.3V, $\mathrm{V} S \mathrm{SS}=0 \mathrm{~V}$ at Topr $=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (Note 1 ), $\mathrm{f}(\mathrm{XiN}$ ) $=10 \mathrm{MHz}$ (Note 2) with wait unless otherwise specified)


Note 1: Specify a product of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ to use it.
Note 2: 10 MHz for the mask ROM version and flash memory 5 V version.

## $\mathrm{Vcc}=3 \mathrm{~V}$

Timing requirements (referenced to $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{~V} S \mathrm{~S}=0 \mathrm{~V}$ at $\mathrm{Topr}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}\left(^{*}\right)$ unless otherwise specified)

* : Specify a product of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ to use it.

Table 1.23.24. External clock input

| Symbol | Parameter |  | Standard |  | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
|  |  | External clock input <br> cycle time | Mask ROM, Flash memory 5V version | 100 |  |
| tc | ns |  |  |  |  |
| tw(H) | External clock input <br> HIGH pulse width | Mask ROM, Flash memory 5V version | 40 |  | ns |
| $\mathrm{tw}(\mathrm{L})$ | External clock input <br> LOW pulse width | Mask ROM, Flash memory 5V version | 40 |  | ns |
| tr | External clock rise time |  |  | 18 | ns |
| tf | External clock fall time |  |  | 18 | ns |

Table 1.23.25. Memory expansion and microprocessor modes

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tac1(RD-DB) | Data input access time (no wait) |  | (Note) | ns |
| tac2(RD-DB) | Data input access time (with wait) |  | (Note) | ns |
| tac3(RD-DB) | Data input access time (when accessing multiplex bus area) |  | (Note) | ns |
| tsu(DB-RD) | Data input setup time | 80 |  | ns |
| tsu(RDY-BCLK) | $\overline{\mathrm{RDY}}$ input setup time | 60 |  | ns |
| tsu(HOLD-BCLK) | HOLD input setup time | 80 |  | ns |
| th(RD-DB) | Data input hold time | 0 |  | ns |
| th(BCLK -RDY) | RDY input hold time | 0 |  | ns |
| th(BCLK-HOLD ) | $\overline{\text { HOLD }}$ input hold time | 0 |  | ns |
| td(BCLK-HLDA) | $\overline{\text { HLDA }}$ output delay time |  | 100 | ns |

Note: Calculated according to the BCLK frequency as follows:

$$
\begin{align*}
& \operatorname{tac} 1(R D-D B)=\frac{10^{9}}{f(B C L K) \times 2}-90 \quad[\mathrm{~ns}] \\
& \operatorname{tac} 2(R D-D B)=\frac{3 \times 10^{9}}{f(B C L K) \times 2}-90 \quad[\mathrm{~ns}] \\
& \operatorname{tac} 3(R D-D B)=\frac{3 \times 10^{9}}{f(B C L K) \times 2}-90 \quad[\mathrm{~ns}]
\end{align*}
$$

## $\mathrm{Vcc}=3 \mathrm{~V}$

Timing requirements (referenced to $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}$ at $\mathrm{Topr}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}\left(^{*}\right.$ ) unless otherwise specified)

* : Specify a product of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ to use it.

Table 1.23.26. Timer A input (counter input in event counter mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TA) | TAiln input cycle time | 150 |  | ns |
| tw(TAH) | TAiln input HIGH pulse width | 60 |  | ns |
| tw(TAL) | TAiln input LOW pulse width | 60 |  | ns |

Table 1.23.27. Timer A input (gating input in timer mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | ---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TA) | TAilN input cycle time | 600 |  | ns |
| tw(TAH $)$ | TAiin input HIGH pulse width | 300 |  | ns |
| tw(TAL) | TAiin input LOW pulse width | 300 |  | ns |

Table 1.23.28. Timer A input (external trigger input in one-shot timer mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{tc}(\mathrm{TA})$ | TAiln input cycle time | 300 |  | ns |
| $\mathrm{tw}(\mathrm{TAH})$ | TAiin input HIGH pulse width | 150 |  | ns |
| $\mathrm{tw}(\mathrm{TAL})$ | TAiin input LOW pulse width | 150 | ns |  |

Table 1.23.29. Timer A input (external trigger input in pulse width modulation mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tw(TAH) | TAilN input HIGH pulse width | 150 |  | ns |
| $\mathrm{tw}(\mathrm{TAL})$ | TAiIN input LOW pulse width | 150 |  | ns |

Table 1.23.30. Timer A input (up/down input in event counter mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(UP) | TAiout input cycle time | 3000 |  | ns |
| tw(UPH) | TAiout input HIGH pulse width | 1500 |  | ns |
| tw(UPL) | TAiout input LOW pulse width | 1500 |  | ns |
| tsu(UP-TIN) | TAiout input setup time | 600 |  | ns |
| $\operatorname{th}(\mathrm{TIN}$-UP) | TAiout input hold time | 600 |  | ns |

## $\mathrm{Vcc}=3 \mathrm{~V}$

Timing requirements (referenced to $\mathrm{VCC}=3 \mathrm{~V}, \mathrm{~V}$ SS $=0 \mathrm{~V}$ at $\mathrm{Topr}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (*) unless otherwise specified)

* : Specify a product of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ to use it.

Table 1.23.31. Timer B input (counter input in event counter mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | ---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{tc}(\mathrm{TB})$ | TBiin input cycle time (counted on one edge) | 150 |  | ns |
| $\mathrm{tw}(\mathrm{TBH})$ | TBiin input HIGH pulse width (counted on one edge) | 60 |  | ns |
| $\mathrm{tw}(\mathrm{TBL})$ | TBiin input LOW pulse width (counted on one edge) | 60 |  | ns |
| $\mathrm{tc}(\mathrm{TB})$ | TBiin input cycle time (counted on both edges) | 300 |  | ns |
| $\mathrm{tw}(\mathrm{TBH})$ | TBiin input HIGH pulse width (counted on both edges) | 160 |  | ns |
| $\mathrm{tw}(\mathrm{TBL})$ | TBiin input LOW pulse width (counted on both edges) | 160 | ns |  |

Table 1.23.32. Timer B input (pulse period measurement mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TB) | TBiin input cycle time | 600 |  | ns |
| tw(TBH) | TBiin input HIGH pulse width | 300 |  | ns |
| tw(TBL) | TBiin input LOW pulse width | 300 | ns |  |

Table 1.23.33. Timer B input (pulse width measurement mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TB) | TBils input cycle time | 600 |  | ns |
| tw(TBH) | TBiIn input HIGH pulse width | 300 |  | ns |
| tw(TBL) | TBiin input LOW pulse width | 300 |  | ns |

Table 1.23.34. A-D trigger input

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | ---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(AD) | $\overline{\text { ADTRG }}$ input cycle time (trigger able minimum) | 1500 |  | ns |
| tw(ADL) | $\overline{\text { ADTRG input LOW pulse width }}$ | 200 |  | ns |

Table 1.23.35. Serial I/O

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLKi input cycle time | 300 |  | ns |
| tw(CKH) | CLKi input HIGH pulse width | 150 |  | ns |
| tw(CKL) | CLKi input LOW pulse width | 150 |  | ns |
| td(C-Q) | TxDi output delay time |  | 160 | ns |
| th(C-Q) | TxDi hold time | 0 |  | ns |
| tsu(D-C) | RxDi input setup time | 50 |  | ns |
| th(C-D) | RxDi input hold time | 90 |  | ns |

Table 1.23.36. External interrupt $\overline{\text { INTï }}$ inputs

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tw(INH) | $\overline{\text { INTi input HIGH pulse width }}$ | 380 |  | ns |
| tw(INL) | $\overline{\text { INTi input LOW pulse width }}$ | 380 |  | ns |

Switching characteristics (referenced to $\mathrm{Vcc}=3 \mathrm{~V}$, Vss $=0 \mathrm{~V}$ at $\mathrm{Topr}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (Note 3), CM15="1" unless otherwise specified)

Table 1.23.37. Memory expansion and microprocessor modes (with no wait)

| Symbol | Parameter | Measuring condition | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\operatorname{td}$ (BCLK-AD) | Address output delay time | Figure 1.23.7 |  | 60 | ns |
| t ( ( CLLK -AD) | Address output hold time (BCLK standard) |  | 4 |  | ns |
| th(RD-AD) | Address output hold time (RD standard) |  | 0 |  | ns |
| th(WR-AD) | Address output hold time (WR standard) |  | 0 |  | ns |
| td (BCLK-CS) | Chip select output delay time |  |  | 60 | ns |
| th(BCLK-CS) | Chip select output hold time (BCLK standard) |  | 4 |  | ns |
| td(BCLK-ALE) | ALE signal output delay time |  |  | 60 | ns |
| th(BCLK-ALE) | ALE signal output hold time |  | -4 |  | ns |
| $\operatorname{td}$ (BCLK-RD) | RD signal output delay time |  |  | 60 | ns |
| th(BCLK-RD) | RD signal output hold time |  | 0 |  | ns |
| td (BCLK-WR) | WR signal output delay time |  |  | 60 | ns |
| $\operatorname{th}$ (BCLK-WR) | WR signal output hold time |  | 0 |  | ns |
| td(BCLK-DB) | Data output delay time (BCLK standard) |  |  | 80 | ns |
| th(BCLK-DB) | Data output hold time (BCLK standard) |  | 4 |  | ns |
| td(DB-WR) | Data output delay time (WR standard) |  | (Note1) |  | ns |
| th(WR-DB) | Data output hold time (WR standard)(Note2) |  | 0 |  | ns |

Note 1: Calculated according to the BCLK frequency as follows:

$$
\operatorname{td}(D B-W R)=\frac{10^{9}}{f(B C L K) \times 2}-80
$$

Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus.
Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value.
Hold time of data bus is expressed in

$$
\mathrm{t}=-\mathrm{CR} \mathrm{X} \ln (1-\mathrm{VoL} / \mathrm{Vcc})
$$

by a circuit of the right figure.
For example, when Vol $=0.2 \mathrm{Vcc}, \mathrm{C}=30 \mathrm{pF}, \mathrm{R}=1 \mathrm{k} \Omega$, hold time
 of output "L" level is

$$
\begin{aligned}
\mathrm{t} & =-30 \mathrm{pF} \times 1 \mathrm{k} \Omega \times \ln (1-0.2 \mathrm{Vcc} / \mathrm{Vcc}) \\
& =6.7 \mathrm{~ns} .
\end{aligned}
$$

Note 3: Specify a product of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ to use it.


Figure 1.23.7. Port P0 to P10 measurement circuit

Switching characteristics (referenced to $\mathrm{Vcc}=3 \mathrm{~V}$, Vss $=0 \mathrm{~V}$ at $\mathrm{Topr}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (Note 3), CM15="1" unless otherwise specified)

Table 1.23.38. Memory expansion and microprocessor modes
(when accessing external memory area with wait)

| Symbol | Parameter | Measuring condition | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| td(BCLK-AD) | Address output delay time | Figure 1.23.7 |  | 60 | ns |
| th(BCLK-AD) | Address output hold time (BCLK standard) |  | 4 |  | ns |
| th(RD-AD) | Address output hold time (RD standard) |  | 0 |  | ns |
| th(WR-AD) | Address output hold time (WR standard) |  | 0 |  | ns |
| td(BCLK-CS) | Chip select output delay time |  |  | 60 | ns |
| th(BCLK-CS) | Chip select output hold time (BCLK standard) |  | 4 |  | ns |
| td (BCLK-ALE) | ALE signal output delay time |  |  | 60 | ns |
| $\operatorname{th}(B C L K$-ALE) | ALE signal output hold time |  | -4 |  | ns |
| td(BCLK-RD) | RD signal output delay time |  |  | 60 | ns |
| th(BCLK-RD) | RD signal output hold time |  | 0 |  | ns |
| td (BCLK-WR) | WR signal output delay time |  |  | 60 | ns |
| $\operatorname{th}$ (BCLK-WR) | WR signal output hold time |  | 0 |  | ns |
| td(BCLK-DB) | Data output delay time (BCLK standard) |  |  | 80 | ns |
| th(BCLK-DB) | Data output hold time (BCLK standard) |  | 4 |  | ns |
| td(DB-WR) | Data output delay time (WR standard) |  | (Note1) |  | ns |
| th(WR-DB) | Data output hold time (WR standard)(Note2) |  | 0 |  | ns |

Note 1: Calculated according to the BCLK frequency as follows:

$$
\operatorname{td}(D B-W R)=\frac{10^{9}}{f(B C L K)}-80
$$

[ns]

Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus.
Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value.
Hold time of data bus is expressed in

$$
\mathrm{t}=-\mathrm{CR} \mathrm{X} \ln (1-\mathrm{VOL} / \mathrm{Vcc})
$$

by a circuit of the right figure.
For example, when Vol $=0.2 \mathrm{Vcc}, \mathrm{C}=30 \mathrm{pF}, \mathrm{R}=1 \mathrm{k} \Omega$, hold time
 of output "L" level is

$$
\begin{aligned}
\mathrm{t} & =-30 \mathrm{pF} \times 1 \mathrm{k} \Omega \times \ln (1-0.2 \mathrm{Vcc} / \mathrm{Vcc}) \\
& =6.7 \mathrm{~ns} .
\end{aligned}
$$

Note 3: Specify a product of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ to use it.

Switching characteristics (referenced to $\mathrm{Vcc}=3 \mathrm{~V}$, Vss $=0 \mathrm{~V}$ at $\mathrm{Topr}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (Note 2), CM15="1" unless otherwise specified)

Table 1.23.39. Memory expansion and microprocessor modes
(when accessing external memory area with wait, and select multiplexed bus)

| Symbol | Parameter | Measuring condition | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| ta(BCLK-AD) | Address output delay time | Figure 1.23.7 |  | 60 | ns |
| tn(BCLK-AD) | Address output hold time (BCLK standard) |  | 4 |  | ns |
| th(RD-AD) | Address output hold time (RD standard) |  | (Note1) |  | ns |
| th(WR-AD) | Address output hold time (WR standard) |  | (Note1) |  | ns |
| to(BCLK-CS) | Chip select output delay time |  |  | 60 | ns |
| tn(BCLK-CS) | Chip select output hold time (BCLK standard) |  | 4 |  | ns |
| th(RD-CS) | Chip select output hold time (RD standard) |  | (Note1) |  | ns |
| th(WR-Cs) | Chip select output hold time (WR standard) |  | (Note1) |  | ns |
| ta(BCLK-RD) | RD signal output delay time |  |  | 60 | ns |
| tn(BCLK-RD) | RD signal output hold time |  | 0 |  | ns |
| td(BCLK-WR) | WR signal output delay time |  |  | 60 | ns |
| th(BCLK-WR) | WR signal output hold time |  | 0 |  | ns |
| td(BCLK-DB) | Data output delay time (BCLK standard) |  |  | 80 | ns |
| th(BCLK-DB) | Data output hold time (BCLK standard) |  | 4 |  | ns |
| td(DB-WR) | Data output delay time (WR standard) |  | (Note1) |  | ns |
| th(WR-DB) | Data output hold time (WR standard) |  | (Note1) |  | ns |
| td(BCLK-ALE) | ALE signal output delay time (BCLK standard) |  |  | 60 | ns |
| th(BCLK-ALE) | ALE signal output hold time (BCLK standard) |  | -4 |  | ns |
| $\operatorname{ta}(A D-A L E)$ | ALE signal output delay time (Address standard) |  | (Note1) |  | ns |
| $\operatorname{tn}(\mathrm{ALE-AD})$ | ALE signal output hold time(Address standard) |  | 50 |  | ns |
| td(AD-RD) | Post-address RD signal output delay time |  | 0 |  | ns |
| td(AD-WR) | Post-address WR signal output delay time |  | 0 |  | ns |
| toz(RD-AD) | Address output floating start time |  |  | 8 | ns |

Note: Calculated according to the BCLK frequency as follows:

$$
\begin{array}{ll}
\operatorname{th}(\mathrm{RD}-\mathrm{AD})=\frac{10^{9}}{\mathrm{f}(\mathrm{BCLK}) \times 2} & {[\mathrm{~ns}]} \\
\operatorname{th}(\mathrm{WR}-\mathrm{AD})=\frac{10^{9}}{\mathrm{f}(\mathrm{BCLK}) \times 2} \quad[\mathrm{~ns}] \\
\operatorname{th}(\mathrm{RD}-\mathrm{CS})=\frac{10^{9}}{\mathrm{f}(\mathrm{BCLK}) \times 2} & {[\mathrm{~ns}]} \\
\operatorname{th}(\mathrm{WR}-\mathrm{CS})=\frac{10^{9}}{\mathrm{f}(\mathrm{BCLK}) \times 2} & {[\mathrm{~ns}]} \\
\operatorname{td}(\mathrm{DB}-\mathrm{WR})=\frac{10^{9} \times 3}{\mathrm{f}(\mathrm{BCLK}) \times 2}-80 \quad[\mathrm{~ns}] \\
\operatorname{th}(\mathrm{WR}-\mathrm{DB})=\frac{10^{9}}{\mathrm{f}(\mathrm{BCLK}) \times 2} & {[\mathrm{~ns}]} \\
\operatorname{td}(\mathrm{AD}-\mathrm{ALE})=\frac{10^{9}}{\mathrm{f}(\mathrm{BCLK}) \times 2}-45 \quad[\mathrm{~ns}]
\end{array}
$$

Note 2: Specify a product of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ to use it.


Figure 1.23.8. $\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}$ timing diagram (1)


Figure 1.23.9. $\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}$ timing diagram (2)


Figure 1.23.10. $\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}$ timing diagram (3)


Figure 1.23.11. Vcc=3V timing diagram (4)


Figure 1.23.12. $\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}$ timing diagram (5)

| Mask ROM number |
| :--- | :--- | <br> \section*{MITSUBISHI ELECTRIC-CHIP 16-BIT <br> \section*{MITSUBISHI ELECTRIC-CHIP 16-BIT MICROCOMPUTER M30620M8A-XXXFP/GP MICROCOMPUTER M30620M8A-XXXFP/GP MASK ROM CONFIRMATION FORM} MASK ROM CONFIRMATION FORM}

Note : Please complete all items marked *.

*1. Check sheet
Mitsubishi processes the mask files generated by the mask file generation utilities out of those held on the floppy disks you give in to us, and forms them into masks. Hence, we assume liability provided that there is any discrepancy between the contents of these mask files and the ROM data to be burned into products we produce. Check thoroughly the contents of the mask files you give in.
Prepare 3.5 inches 2HD (IBM format) floppy disks. And store only one mask file in a floppy disk.
Microcomputer type No. :
$\square$ M30620M8A-XXXFP $\square$ M30620M8A-XXXGP

File code :
 (hex)

Mask file name :


MSK (alpha-numeric 8-digit)

## *2. Mark specification

The mark specification differs according to the type of package. After entering the mark specification on the separate mark specification sheet (for each package), attach that sheet to this masking check sheet for submission to Mitsubishi.

For the M30620M8A-XXXFP, submit the 100P6S mark specification sheet. For the M30620M8A-XXXGP, submit the 100P6Q mark specification sheet.

## *3. Usage Conditions

For our reference when of testing our products, please reply to the following questions about the usage of the products you ordered.
(1) Which kind of XIN-Xout oscillation circuit is used?
$\square$ Ceramic resonatorQuartz-crystal oscillator
$\square$ External clock inputOther ( )

What frequency do not use?
$\mathrm{f}(\mathrm{XIN})=\square \mathrm{MHz}$

## MITSUBISHI ELECTRIC-CHIP 16-BIT MICROCOMPUTER M30620M8A-XXXFP/GP MASK ROM CONFIRMATION FORM

(2) Which kind of XCIN-XCOUT oscillation circuit is used?


Ceramic resonatorQuartz-crystal oscillator
External clock inputOther ( )
What frequency do not use?
$f($ XCIN $)=$ $\qquad$ kHz
(3) Which operation mode do you use?Single-chip modeMemory expansion modeMicroprocessor mode
(4) Which operating supply voltage do you use?
(Circle the operating voltage range of use)

(5) Which operating ambient temperature do you use?
(Circle the operating temperature range of use)

(6) Do you use $\mathrm{I}^{2} \mathrm{C}$ (Inter IC) bus function?
$\square$ Not use
$\square$ Use
(7) Do you use IE (Inter Equipment) bus function?Not use

Thank you cooperation.
*4. Special item (Indicate none if there is not specified item)

| Mask ROM number |
| :--- | :--- | <br> \section*{MITSUBISHI ELECTRIC-CHIP 16-BIT <br> \section*{MITSUBISHI ELECTRIC-CHIP 16-BIT MICROCOMPUTER M30620MAA-XXXFP/GP MICROCOMPUTER M30620MAA-XXXFP/GP MASK ROM CONFIRMATION FORM} MASK ROM CONFIRMATION FORM}

Note : Please complete all items marked *.

*1. Check sheet
Mitsubishi processes the mask files generated by the mask file generation utilities out of those held on the floppy disks you give in to us, and forms them into masks. Hence, we assume liability provided that there is any discrepancy between the contents of these mask files and the ROM data to be burned into products we produce. Check thoroughly the contents of the mask files you give in.
Prepare 3.5 inches 2HD (IBM format) floppy disks. And store only one mask file in a floppy disk.
Microcomputer type No. :
$\square$ M30620MAA-XXXFP $\square$ M30620MAA-XXXGP

File code :
 (hex)

Mask file name :


MSK (alpha-numeric 8-digit)

## *2. Mark specification

The mark specification differs according to the type of package. After entering the mark specification on the separate mark specification sheet (for each package), attach that sheet to this masking check sheet for submission to Mitsubishi.

For the M30620MAA-XXXFP, submit the 100P6S mark specification sheet. For the M30620MAA-XXXGP, submit the 100P6Q mark specification sheet.

## *3. Usage Conditions

For our reference when of testing our products, please reply to the following questions about the usage of the products you ordered.
(1) Which kind of XIN-Xout oscillation circuit is used?
$\square$ Ceramic resonator
$\square$ Quartz-crystal oscillator
$\square$ External clock inputOther ( )

What frequency do not use?
$\mathrm{f}(\mathrm{XIN})=\square \mathrm{MHz}$

## MITSUBISHI ELECTRIC-CHIP 16-BIT MICROCOMPUTER M30620MAA-XXXFP/GP MASK ROM CONFIRMATION FORM

(2) Which kind of XCIN-XCOUT oscillation circuit is used?


Ceramic resonatorQuartz-crystal oscillator
External clock inputOther ( )
What frequency do not use?
$\mathrm{f}(\mathrm{XCIN})=\square \mathrm{kHz}$
(3) Which operation mode do you use?Single-chip modeMemory expansion modeMicroprocessor mode
(4) Which operating supply voltage do you use?
(Circle the operating voltage range of use)

(5) Which operating ambient temperature do you use?
(Circle the operating temperature range of use)

(6) Do you use $\mathrm{I}^{2} \mathrm{C}$ (Inter IC) bus function?
$\square$ Not use
$\square$ Use
(7) Do you use IE (Inter Equipment) bus function?Not use

Thank you cooperation.
*4. Special item (Indicate none if there is not specified item) <br> \title{

## MITSUBISHI ELECTRIC-CHIP 16-BIT <br> \title{ \section*{MITSUBISHI ELECTRIC-CHIP 16-BIT MICROCOMPUTER M30620MCA-XXXFP/GP MICROCOMPUTER M30620MCA-XXXFP/GP MASK ROM CONFIRMATION FORM} 

 MASK ROM CONFIRMATION FORM}}


Note : Please complete all items marked *.

| * | Customer | Company name |  | $\begin{aligned} & \text { TEL } \\ & \text { ( } \end{aligned}$ |  | Submitted by | Supervisor |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  | Date issued | Date : |  |  |  |  |

*1. Check sheet
Mitsubishi processes the mask files generated by the mask file generation utilities out of those held on the floppy disks you give in to us, and forms them into masks. Hence, we assume liability provided that there is any discrepancy between the contents of these mask files and the ROM data to be burned into products we produce. Check thoroughly the contents of the mask files you give in.
Prepare 3.5 inches 2HD (IBM format) floppy disks. And store only one mask file in a floppy disk.
Microcomputer type No. : $\square$ M30620MCA-XXXFP $\square$ M30620MCA-XXXGP

File code :
 (hex)

Mask file name :

.MSK (alpha-numeric 8-digit)

## *2. Mark specification

The mark specification differs according to the type of package. After entering the mark specification on the separate mark specification sheet (for each package), attach that sheet to this masking check sheet for submission to Mitsubishi.
For the M30620MCA-XXXFP, submit the 100P6S mark specification sheet. For the M30620MCA-XXXGP, submit the 100P6Q mark specification sheet.

## *3. Usage Conditions

For our reference when of testing our products, please reply to the following questions about the usage of the products you ordered.
(1) Which kind of XIN-Xout oscillation circuit is used?
$\square$ Ceramic resonator
$\square$ Quartz-crystal oscillator
$\square$ External clock inputOther ( )

What frequency do not use?
$\mathrm{f}(\mathrm{XIN})=\square \mathrm{MHz}$

## MITSUBISHI ELECTRIC-CHIP 16-BIT MICROCOMPUTER M30620MCA-XXXFP/GP MASK ROM CONFIRMATION FORM

(2) Which kind of XCIN-Xcout oscillation circuit is used?


Ceramic resonator
$\square$ Quartz-crystal oscillator
$\square$ External clock inputOther ( )

What frequency do not use?
$f(X C I N)=$ $\qquad$ kHz
(3) Which operation mode do you use?Single-chip modeMemory expansion modeMicroprocessor mode
(4) Which operating supply voltage do you use?
(Circle the operating voltage range of use)

(5) Which operating ambient temperature do you use?
(Circle the operating temperature range of use)

(6) Do you use $\mathrm{I}^{2} \mathrm{C}$ (Inter IC) bus function?
$\square$ Not use
$\square$ Use
(7) Do you use IE (Inter Equipment) bus function?Not use

Thank you cooperation.
*4. Special item (Indicate none if there is not specified item)

## MITSUBISHI ELECTRIC-CHIP 16-BIT MICROCOMPUTER M30622M4A-XXXFP/GP MASK ROM CONFIRMATION FORM

| Mask ROM number |
| :--- | :--- |

Note : Please complete all items marked *.

*1. Check sheet
Mitsubishi processes the mask files generated by the mask file generation utilities out of those held on the floppy disks you give in to us, and forms them into masks. Hence, we assume liability provided that there is any discrepancy between the contents of these mask files and the ROM data to be burned into products we produce. Check thoroughly the contents of the mask files you give in.
Prepare 3.5 inches 2HD (IBM format) floppy disks. And store only one mask file in a floppy disk.
Microcomputer type No. :
$\square$ M30622M4A-XXXFP $\square$ M30622M4A-XXXGP

File code :
 (hex)

Mask file name :

.MSK (alpha-numeric 8-digit)

## *2. Mark specification

The mark specification differs according to the type of package. After entering the mark specification on the separate mark specification sheet (for each package), attach that sheet to this masking check sheet for submission to Mitsubishi.

For the M30622M4A-XXXFP, submit the 100P6S mark specification sheet. For the M30622M4A-XXXGP, submit the 100P6Q mark specification sheet.

## *3. Usage Conditions

For our reference when of testing our products, please reply to the following questions about the usage of the products you ordered.
(1) Which kind of XIN-Xout oscillation circuit is used?
$\square$ Ceramic resonatorQuartz-crystal oscillator
$\square$ External clock inputOther ( )

What frequency do not use?
$\mathrm{f}(\mathrm{XIN})=\square \mathrm{MHz}$

## MITSUBISHI ELECTRIC-CHIP 16-BIT MICROCOMPUTER M30622M4A-XXXFP/GP MASK ROM CONFIRMATION FORM

(2) Which kind of XCIN-XCOUT oscillation circuit is used?


Ceramic resonatorQuartz-crystal oscillator
External clock inputOther ( )
What frequency do not use?
$f($ XCIN $)=$ $\square$ kHz
(3) Which operation mode do you use?Single-chip modeMemory expansion modeMicroprocessor mode
(4) Which operating supply voltage do you use?
(Circle the operating voltage range of use)

(5) Which operating ambient temperature do you use?
(Circle the operating temperature range of use)

(6) Do you use $\mathrm{I}^{2} \mathrm{C}$ (Inter IC) bus function?
$\square$ Not use
$\square$ Use
(7) Do you use IE (Inter Equipment) bus function?Not use

Thank you cooperation.
*4. Special item (Indicate none if there is not specified item) <br> \title{

## MITSUBISHI ELECTRIC-CHIP 16-BIT <br> \title{ \section*{MITSUBISHI ELECTRIC-CHIP 16-BIT MICROCOMPUTER M30622M8A-XXXFP/GP MICROCOMPUTER M30622M8A-XXXFP/GP MASK ROM CONFIRMATION FORM} 

 MASK ROM CONFIRMATION FORM}}


Note : Please complete all items marked *.

*1. Check sheet
Mitsubishi processes the mask files generated by the mask file generation utilities out of those held on the floppy disks you give in to us, and forms them into masks. Hence, we assume liability provided that there is any discrepancy between the contents of these mask files and the ROM data to be burned into products we produce. Check thoroughly the contents of the mask files you give in.
Prepare 3.5 inches 2HD (IBM format) floppy disks. And store only one mask file in a floppy disk.
Microcomputer type No. :
$\square$ M30622M8A-XXXFP $\square$ M30622M8A-XXXGP

File code :
 (hex)

Mask file name :

.MSK (alpha-numeric 8-digit)

## *2. Mark specification

The mark specification differs according to the type of package. After entering the mark specification on the separate mark specification sheet (for each package), attach that sheet to this masking check sheet for submission to Mitsubishi.

For the M30622M8A-XXXFP, submit the 100P6S mark specification sheet. For the M30622M8A-XXXGP, submit the 100P6Q mark specification sheet.

## *3. Usage Conditions

For our reference when of testing our products, please reply to the following questions about the usage of the products you ordered.
(1) Which kind of XIN-Xout oscillation circuit is used?
$\square$ Ceramic resonator
$\square$ Quartz-crystal oscillator
External clock inputOther ( )

What frequency do not use?
$\mathrm{f}(\mathrm{XIN})=\square \mathrm{MHz}$

## MITSUBISHI ELECTRIC-CHIP 16-BIT MICROCOMPUTER M30622M8A-XXXFP/GP MASK ROM CONFIRMATION FORM

(2) Which kind of XCIN-XCOUT oscillation circuit is used?


Ceramic resonatorQuartz-crystal oscillator
External clock inputOther ( )
What frequency do not use?
$f($ XCIN $)=$ $\square$ kHz
(3) Which operation mode do you use?Single-chip modeMemory expansion modeMicroprocessor mode
(4) Which operating supply voltage do you use?
(Circle the operating voltage range of use)

(5) Which operating ambient temperature do you use?
(Circle the operating temperature range of use)

(6) Do you use $\mathrm{I}^{2} \mathrm{C}$ (Inter IC) bus function?
$\square$ Not use
$\square$ Use
(7) Do you use IE (Inter Equipment) bus function?Not use

Thank you cooperation.
*4. Special item (Indicate none if there is not specified item) <br> \title{

## MITSUBISHI ELECTRIC-CHIP 16-BIT <br> \title{ \section*{MITSUBISHI ELECTRIC-CHIP 16-BIT MICROCOMPUTER M30622MAA-XXXFP/GP MICROCOMPUTER M30622MAA-XXXFP/GP MASK ROM CONFIRMATION FORM} 

 MASK ROM CONFIRMATION FORM}}


Note : Please complete all items marked *.

| * | Customer | Company name |  | $\begin{aligned} & \text { TEL } \\ & \text { ( } \end{aligned}$ |  | Submitted by | Supervisor |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  | Date issued | Date : |  |  |  |  |

*1. Check sheet
Mitsubishi processes the mask files generated by the mask file generation utilities out of those held on the floppy disks you give in to us, and forms them into masks. Hence, we assume liability provided that there is any discrepancy between the contents of these mask files and the ROM data to be burned into products we produce. Check thoroughly the contents of the mask files you give in.
Prepare 3.5 inches 2HD (IBM format) floppy disks. And store only one mask file in a floppy disk.
Microcomputer type No. : $\square$ M30622MAA-XXXFP $\square$ M30622MAA-XXXGP

File code :
 (hex)

Mask file name :

.MSK (alpha-numeric 8-digit)

## *2. Mark specification

The mark specification differs according to the type of package. After entering the mark specification on the separate mark specification sheet (for each package), attach that sheet to this masking check sheet for submission to Mitsubishi.
For the M30622MAA-XXXFP, submit the 100P6S mark specification sheet. For the M30622MAA-XXXGP, submit the 100P6Q mark specification sheet.

## *3. Usage Conditions

For our reference when of testing our products, please reply to the following questions about the usage of the products you ordered.
(1) Which kind of XIN-Xout oscillation circuit is used?
$\square$ Ceramic resonator
$\square$ Quartz-crystal oscillator
$\square$ External clock inputOther ( )

What frequency do not use?
$\mathrm{f}(\mathrm{XIN})=\square \mathrm{MHz}$

## MITSUBISHI ELECTRIC-CHIP 16-BIT MICROCOMPUTER M30622MAA-XXXFP/GP MASK ROM CONFIRMATION FORM

(2) Which kind of XCIN-XCOUT oscillation circuit is used?


Ceramic resonatorQuartz-crystal oscillator
External clock inputOther ( )
What frequency do not use?
$\mathrm{f}(\mathrm{XCIN})=\square \mathrm{kHz}$
(3) Which operation mode do you use?Single-chip modeMemory expansion modeMicroprocessor mode
(4) Which operating supply voltage do you use?
(Circle the operating voltage range of use)

(5) Which operating ambient temperature do you use?
(Circle the operating temperature range of use)

(6) Do you use $\mathrm{I}^{2} \mathrm{C}$ (Inter IC) bus function?
$\square$ Not use
$\square$ Use
(7) Do you use IE (Inter Equipment) bus function?Not use

Thank you cooperation.
*4. Special item (Indicate none if there is not specified item) <br> \title{

## MITSUBISHI ELECTRIC-CHIP 16-BIT <br> \title{ \section*{MITSUBISHI ELECTRIC-CHIP 16-BIT MICROCOMPUTER M30622MCA-XXXFP/GP MICROCOMPUTER M30622MCA-XXXFP/GP MASK ROM CONFIRMATION FORM} 

 MASK ROM CONFIRMATION FORM}}



Note : Please complete all items marked *.

| Customer | Company name |  | $\begin{aligned} & \text { TEL } \\ & \text { ( } \end{aligned}$ |  | Submitted by | Supervisor |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
|  | Date issued | Date : |  |  |  |  |

*1. Check sheet
Mitsubishi processes the mask files generated by the mask file generation utilities out of those held on the floppy disks you give in to us, and forms them into masks. Hence, we assume liability provided that there is any discrepancy between the contents of these mask files and the ROM data to be burned into products we produce. Check thoroughly the contents of the mask files you give in.
Prepare 3.5 inches 2HD (IBM format) floppy disks. And store only one mask file in a floppy disk.
Microcomputer type No. :
$\square$ M30622MCA-XXXFP $\square$ M30622MCA-XXXGP

File code :

(hex)

Mask file name :

.MSK (alpha-numeric 8-digit)

## *2. Mark specification

The mark specification differs according to the type of package. After entering the mark specification on the separate mark specification sheet (for each package), attach that sheet to this masking check sheet for submission to Mitsubishi.

For the M30622MCA-XXXFP, submit the 100P6S mark specification sheet. For the M30622MCA-XXXGP, submit the 100P6Q mark specification sheet.

## *3. Usage Conditions

For our reference when of testing our products, please reply to the following questions about the usage of the products you ordered.
(1) Which kind of XIN-XOUT oscillation circuit is used?
$\square$ Ceramic resonator

Quartz-crystal oscillator
$\square$ External clock inputOther ( )

What frequency do not use?
$\mathrm{f}(\mathrm{XIN})=\square \mathrm{MHz}$

## MITSUBISHI ELECTRIC-CHIP 16-BIT MICROCOMPUTER M30622MCA-XXXFP/GP MASK ROM CONFIRMATION FORM

(2) Which kind of XCIN-Xcout oscillation circuit is used?


Ceramic resonatorQuartz-crystal oscillator
External clock inputOther ( )
What frequency do not use?
$f($ XCIN $)=$ $\qquad$ kHz
(3) Which operation mode do you use?Single-chip modeMemory expansion modeMicroprocessor mode
(4) Which operating supply voltage do you use?
(Circle the operating voltage range of use)

(5) Which operating ambient temperature do you use?
(Circle the operating temperature range of use)

(6) Do you use $\mathrm{I}^{2} \mathrm{C}$ (Inter IC) bus function?
$\square$ Not use
$\square$ Use
(7) Do you use IE (Inter Equipment) bus function?Not use

Thank you cooperation.
*4. Special item (Indicate none if there is not specified item) <br> \title{

## MITSUBISHI ELECTRIC-CHIP 16-BIT <br> \title{ \section*{MITSUBISHI ELECTRIC-CHIP 16-BIT MICROCOMPUTER M30624MGA-XXXFP/GP MICROCOMPUTER M30624MGA-XXXFP/GP MASK ROM CONFIRMATION FORM} 

 MASK ROM CONFIRMATION FORM}}

| Mask ROM number |
| :--- | :--- |

Note : Please complete all items marked *.

*1. Check sheet
Mitsubishi processes the mask files generated by the mask file generation utilities out of those held on the floppy disks you give in to us, and forms them into masks. Hence, we assume liability provided that there is any discrepancy between the contents of these mask files and the ROM data to be burned into products we produce. Check thoroughly the contents of the mask files you give in.
Prepare 3.5 inches 2HD (IBM format) floppy disks. And store only one mask file in a floppy disk.
Microcomputer type No. :
$\square$ M30624MGA-XXXFP
$\square$ M30624MGA-XXXGP

File code :

(hex)

Mask file name :

.MSK (alpha-numeric 8-digit)

## *2. Mark specification

The mark specification differs according to the type of package. After entering the mark specification on the separate mark specification sheet (for each package), attach that sheet to this masking check sheet for submission to Mitsubishi.

For the M30624MGA-XXXFP, submit the 100P6S mark specification sheet. For the M30624MGA-XXXGP, submit the 100P6Q mark specification sheet.

## *3. Usage Conditions

For our reference when of testing our products, please reply to the following questions about the usage of the products you ordered.
(1) Which kind of XIN-Xout oscillation circuit is used?
$\square$ Ceramic resonator
$\square$ Quartz-crystal oscillator
$\square$ External clock inputOther ( )

What frequency do not use?
$\mathrm{f}(\mathrm{XIN})=\square \mathrm{MHz}$

## MITSUBISHI ELECTRIC-CHIP 16-BIT MICROCOMPUTER M30624MGA-XXXFP/GP MASK ROM CONFIRMATION FORM

(2) Which kind of XCIN-Xcout oscillation circuit is used?


Ceramic resonatorQuartz-crystal oscillator
External clock inputOther ( )
What frequency do not use?
$\mathrm{f}(\mathrm{XCIN})=\square \mathrm{kHz}$
(3) Which operation mode do you use?Single-chip modeMemory expansion modeMicroprocessor mode
(4) Which operating supply voltage do you use?
(Circle the operating voltage range of use)

(5) Which operating ambient temperature do you use?
(Circle the operating temperature range of use)

(6) Do you use $I^{2} C$ (Inter IC) bus function?
$\square$ Not use
$\square$ Use
(7) Do you use IE (Inter Equipment) bus function?Not use

Thank you cooperation.
*4. Special item (Indicate none if there is not specified item)

## Outline Performance

Table 1.25.1 shows the outline performance of the M16C/62A (flash memory version).

Table 1.25.1. Outline performance of the M16C/62A (flash memory version)

| Item |  | Performance |
| :---: | :---: | :---: |
| Flash memory operation mode |  | Three modes (parallel I/O, standard serial I/O, CPU rewrite) |
| Erase block division | User ROM area | See Figure 1.25.1 |
|  | Boot ROM area | One division (8 Kbytes) (Note) |
| Program method |  | In units of pages (in units of 256 bytes) |
| Erase method |  | Collective erase/block erase |
| Program/erase control method |  | Program/erase control by software command |
| Protect method |  | Protected for each block by lock bit |
| Number of commands |  | 8 commands |
| Program/erase count |  | 100 times |
| Data retantion |  | 10 years |
| ROM code protect |  | Parallel I/O and standard serial I/O modes are supported. |

Note: The boot ROM area contains a standard serial I/O mode control program which is stored in it when shipped from the factory. This area can be erased and programmed in only parallel I/O mode.

## Flash Memory

The M16C/62A (flash memory version) contains the flash memory that can be rewritten with a single voltage. For this flash memory, three flash memory modes are available in which to read, program, and erase: paralle I/O and standard serial I/O modes in which the flash memory can be manipulated using a programmer and a CPU rewrite mode in which the flash memory can be manipulated by the Central Processing Unit (CPU). Each mode is detailed in the pages to follow.
The flash memory is divided into several blocks as shown in Figure 1.25.1, so that memory can be erased one block at a time. Each block has a lock bit to enable or disable execution of an erase or program operation, allowing for data in each block to be protected.
In addition to the ordinary user ROM area to store a microcomputer operation control program, the flash memory has a boot ROM area that is used to store a program to control rewriting in CPU rewrite and standard serial I/O modes. This boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the factory. However, the user can write a rewrite control program in this area that suits the user's application system. This boot ROM area can be rewritten in only parallel I/O mode.


Figure 1.25.1. Block diagram of flash memory version

## CPU Rewrite Mode

In CPU rewrite mode, the on-chip flash memory can be operated on (read, program, or erase) under control of the Central Processing Unit (CPU).
In CPU rewrite mode, only the user ROM area shown in Figure 1.25 .1 can be rewritten; the boot ROM area cannot be rewritten. Make sure the program and block erase commands are issued for only the user ROM area and each block area.
The control program for CPU rewrite mode can be stored in either user ROM or boot ROM area. In the CPU rewrite mode, because the flash memory cannot be read from the CPU, the rewrite control program must be transferred to any area other than the internal flash memory before it can be executed.

## Microcomputer Mode and Boot Mode

The control program for CPU rewrite mode must be written into the user ROM or boot ROM area in parallel I/O mode beforehand. (If the control program is written into the boot ROM area, the standard serial I/O mode becomes unusable.)
See Figure 1.25 .1 for details about the boot ROM area.
Normal microcomputer mode is entered when the microcomputer is reset with pulling CNVss pin low. In this case, the CPU starts operating using the control program in the user ROM area.
When the microcomputer is reset by pulling the P55 pin low, the CNVss pin high, and the P50 pin high, the CPU starts operating using the control program in the boot ROM area. This mode is called the "boot" mode. The control program in the boot ROM area can also be used to rewrite the user ROM area.

## Block Address

Block addresses refer to the maximum even address of each block. These addresses are used in the block erase command, lock bit program command, and read lock status command.

## Outline Performance (CPU Rewrite Mode)

In the CPU rewrite mode, the CPU erases, programs and reads the internal flash memory as instructed by software commands. Operations must be executed from a memory other than the internal flash memory, such as the internal RAM.
When the CPU rewrite mode select bit (bit 1 at address 03B716) is set to " 1 ", transition to CPU rewrite mode occurs and software commands can be accepted.
In the CPU rewrite mode, write to and read from software commands and data into even-numbered address ("0" for byte address A0) in 16-bit units. Always write 8-bit software commands into even-numbered address. Commands are ignored with odd-numbered addresses.
Use software commands to control program and erase operations. Whether a program or erase operation has terminated normally or in error can be verified by reading the status register.
Figure 1.26 .1 shows the flash memory control register 0 and the flash memory control register 1.
Bit 0 of the flash memory control register 0 is the RY/BY status flag used exclusively to read the operating status of the flash memory. During programming and erase operations, it is " 0 ". Otherwise, it is " 1 ".

Bit 1 of the flash memory control register 0 is the CPU rewrite mode select bit. The CPU rewrite mode is entered by setting this bit to "1", so that software commands become acceptable. In CPU rewrite mode, the CPU becomes unable to access the internal flash memory directly. Therefore, write bit 1 in an area other than the internal flash memory. Also only when NMI pin is " H " level. To set this bit to " 1 ", it is necessary to write " 0 " and then write " 1 " in succession. The bit can be set to " 0 " by only writing a " 0 ".
Bit 2 of the flash memory control register 0 is a lock bit disable select bit. By setting this bit to " 1 ", it is possible to disable erase and write protect (block lock) effectuated by the lock bit data. The lock bit disable select bit only disables the lock bit function; it does not change the lock data bit value. However, if an erase operation is performed when this bit $=1$ ", the lock bit data that is " 0 " (locked) is set to " 1 " (unlocked) after erasure. To set this bit to " 1 ", it is necessary to write " 0 " and then write " 1 " in succession. This bit can be manipulated only when the CPU rewrite mode select bit = " 1 ".
Bit 3 of the flash memory control register 0 is the flash memory reset bit used to reset the control circuit of the internal flash memory. This bit is used when exiting CPU rewrite mode and when flash memory access has failed. When the CPU rewrite mode select bit is " 1 ", writing " 1 " for this bit resets the control circuit. To release the reset, it is necessary to set this bit to " 0 ".
Bit 5 of the flash memory control register 0 is a user ROM area select bit which is effective in only boot mode. If this bit is set to " 1 " in boot mode, the area to be accessed is switched from the boot ROM area to the user ROM area. When the CPU rewrite mode needs to be used in boot mode, set this bit to " 1 ". Note that if the microcomputer is booted from the user ROM area, it is always the user ROM area that can be accessed and this bit has no effect. When in boot mode, the function of this bit is effective regardless of whether the CPU rewrite mode is on or off. Write to this bit only when executing out of an area other than the internal flash memory.

Bit 3 of the flash memory control register 1 turns power supply to the internal flash memory on/off. When this bit is set to " 1 ", power is not supplied to the internal flash memory, thus power consumption can be reduced. However, in this state, the internal flash memory cannot be accessed. To set this bit to " 1 ", it is necessary to write " 0 " and then write " 1 " in succession. Use this bit mainly in the low speed mode (when XCIN is the count source of BCLK).

When the CPU is shifted to the stop or wait modes, power to the internal flash memory is automatically shut off. It is reconnected automatically when CPU operation is restored. Therefore, it is not particularly necessary to set flash memory control register 1.

Figure 1.26.2 shows a flowchart for setting/releasing the CPU rewrite mode. Figure 1.26 .3 shows a flowchart for shifting to the low speed mode. Always perform operation as indicated in these flowcharts.

Flash memory control register 0


Note 1: For this bit to be set to " 1 ", the user needs to write a " 0 " and then a " 1 " to it in succession. When it is not this procedure, it is not enacted in "1". This is necessary to ensure that no interrupt or DMA transfer will be executed during the interval. Write to this bit only when executing out of an area other than the internal flash memory. Also only when NMI pin is " H " level. Clear this bit to " 0 " after read array command.
Note 2: For this bit to be set to " 1 ", the user needs to write a " 0 " and then a " 1 " to it in succession when the CPU rewrite mode select bit $=$ " 1 ". When it is not this procedure, it is not enacted in " 1 ". This is necessary to ensure that no interrupt or DMA transfer will be executed during the interval.
Note 3: Effective only when the CPU rewrite mode select bit $=1$. Set this bit to 0 subsequently after setting it to 1 (reset).
Note 4: Write to this bit only when executing out of an area other than the internal flash memory.
Flash memory control register 1


Note: For this bit to be set to " 1 ", the user needs to write a " 0 " and then a " 1 " to it in succession. When it is not this procedure, it is not enacted in " 1 ". This is necessary to ensure that no interrupt or DMA transfer will be executed during the interval. During parallel I/O mode,programming,erase or read of flash memory is not controlled by this bit,only by external pins. Write to this bit only when executing out of an area other than the internal flash memory.

Figure 1.26.1. Flash memory control registers


Figure 1.26.2. CPU rewrite mode set/reset flowchart


Figure 1.26.3. Shifting to the low speed mode flowchart

## Precautions on CPU Rewrite Mode

Described below are the precautions to be observed when rewriting the flash memory in CPU rewrite mode.
(1) Operation speed

During CPU rewrite mode, set the BCLK as shown below using the main clock divide ratio select bit (bit 6 at address 000616 and bits 6 and 7 at address 000716):
6.25 MHz or less when wait bit (bit 7 at address 000516) $=0$ (without internal access wait state)
12.5 MHz or less when wait bit (bit 7 at address 000516) $=1$ (with internal access wait state)
(2) Instructions inhibited against use

The instructions listed below cannot be used during CPU rewrite mode because they refer to the internal data of the flash memory:
UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction
(3) Interrupts inhibited against use

The address match interrupt cannot be used during CPU rewrite mode because they refer to the internal data of the flash memory. If interrupts have their vector in the variable vector table, they can be used by transferring the vector into the RAM area. The NMI and watchdog timer interrupts can be used because the flash memory conterol register 0 and 1 is forcibly initialized and return to normal mode when each interrupt occurs. But it is needed that the jump addresses for each interrupt are set in the fixed vector table and there is an interrupt program. Since the rewrite operation is halted when the $\overline{\mathrm{NMI}}$ and watchdog timer interrupts occur, it is needed that CPU rewriting mode select bit is set to " 1 " and the erase/program operation is performed over again.
(4) Internal reserved area expansion bit (Bit 3 at address 000516)

The reserved area of the internal memory can be changed by using the internal reserved area expansion bit (bit 3 at address 000516). However, if the CPU rewrite mode select bit (bit 1 at address 03B716) is set to 1 , the internal reserved area expansion bit (bit 3 at address 000516) also is set to 1 automatically. Similarly, if the CPU rewrite mode select bit (bit 1 at address 03B716) is set to 0 , the internal reserved area expansion bit (bit 3 at address 000516) also is set to 0 automatically.
The precautions above apply to the products which RAM size is over 15 Kbytes or flash memory size is over 192 Kbytes.
(5) Reset

Reset input is always accepted. After a reset, the addresses 0C000016 through 0CFFFF16 are made a reserved area and cannot be accessed. Therefore, if your product has this area in the user ROM area, do not write any address of this area to the reset vector. This area is made accessible by changing the internal reserved area expansion bit (bit 3 at address 000516) in a program.

## (6) Access disable

Write CPU rewrite mode select bit, flash memory power supply-OFF bit and user ROM area select bit only when executing out of an area other than the internal flash memory.

## (7) How to access

For CPU rewrite mode select bit, lock bit disable select bit, and flash memory power supply-OFF bit to be set to " 1 ", the user needs to write a " 0 " and then a " 1 " to it in succession. When it is not this procedure, it is not enacted in " 1 ". This is necessary to ensure that no interrupt or DMA transfer will be executed during the interval.
Write CPU rewrite mode select bit only when executing out of an area other than the internal flash memory. Also only when $\overline{\mathrm{NMI}}$ pin is " H " level.
(8) Writing in the user ROM area

If power is lost while rewriting blocks that contain the flash rewrite program with the CPU rewrite mode, those blocks may not be correctly rewritten and it is possible that the flash memory can no longer be rewritten after that. Therefore, it is recommended to use the standard serial I/O mode or parallel I/O mode to rewrite these blocks.

## (9) Using the lock bit

To use the CPU rewrite mode, use a boot program that can set and cancel the lock command.

## Software Commands

Table 1.26.1 lists the software commands available with the M16C/62A (flash memory version). After setting the CPU rewrite mode select bit to 1, write a software command to specify an erase or program operation. Note that when entering a software command, the upper byte (D8 to D15) is ignored. The content of each software command is explained below.

Table 1.26.1. List of software commands (CPU rewrite mode)

| Command | First bus cycle |  |  | Second bus cycle |  |  | Third bus cycle |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Mode | Address | $\begin{array}{\|c\|} \hline \text { Data } \\ (\mathrm{D} 0 \text { to } \mathrm{D} 7) \\ \hline \end{array}$ | Mode | Address | $\begin{gathered} \text { Data } \\ \left(\mathrm{D}_{0} \text { to } \mathrm{D}_{7}\right) \end{gathered}$ | Mode | Address | $\begin{gathered} \text { Data } \\ \left(\mathrm{Do}_{0} \text { to } \mathrm{D}_{7}\right) \end{gathered}$ |
| Read array | Write | X (Note 6) | FF16 |  |  |  |  |  |  |
| Read status register | Write | X | 7016 | Read | X | SRD (Note 2) |  |  |  |
| Clear status register | Write | X | 5016 |  |  |  |  |  |  |
| Page program (Note 3) | Write | X | 4116 | Write | WAO(Note 3) | WDO (Note 3) | Write | WA1 | WD1 |
| Block erase | Write | X | 2016 | Write | BA (Note 4) | D016 |  |  |  |
| Erase all unlock block | Write | X | A716 | Write | X | D016 |  |  |  |
| Lock bit program | Write | X | 7716 | Write | BA | D016 |  |  |  |
| Read lock bit status | Write | X | 7116 | Read | BA | D6 (Note 5) |  |  |  |

Note 1: When a software command is input, the high-order byte of data ( $\mathrm{D}_{8}$ to $\mathrm{D}_{15}$ ) is ignored.
Note 2: SRD = Status Register Data
Note 3: WA = Write Address, WD = Write Data
WA and WD must be set sequentially from 0016 to FE16 (byte address; however, an even address). The page size is 256 bytes.
Note 4: BA = Block Address (Enter the maximum address of each block that is an even address.)
Note 5: D6 corresponds to the block lock status. Block not locked when $\mathrm{D}_{6}=1$, block locked when $\mathrm{D}_{6}=0$.
Note 6: X denotes a given address in the user ROM area (that is an even address).

## Read Array Command (FF16)

The read array mode is entered by writing the command code "FF16" in the first bus cycle. When an even address to be read is input in one of the bus cycles that follow, the content of the specified address is read out at the data bus (D0-D15), 16 bits at a time.
The read array mode is retained intact until another command is written.

## Read Status Register Command (7016)

When the command code " 7016 " is written in the first bus cycle, the content of the status register is read out at the data bus (D0-D7) by a read in the second bus cycle.
The status register is explained in the next section.

## Clear Status Register Command (5016)

This command is used to clear the bits SR3 to 5 of the status register after they have been set. These bits indicate that operation has ended in an error. To use this command, write the command code " 5016 " in the first bus cycle.

## Page Program Command (4116)

Page program allows for high-speed programming in units of 256 bytes. Page program operation starts when the command code " 4116 " is written in the first bus cycle. In the second bus cycle through the 129th bus cycle, the write data is sequentially written 16 bits at a time. At this time, the addresses A0-A7 need to be incremented by 2 from " 0016 " to "FE16." When the system finishes loading the data, it starts an auto write operation (data program and verify operation).
Whether the auto write operation is completed can be confirmed by reading the status register or the flash memory control register 0 . At the same time the auto write operation starts, the read status register mode is automatically entered, so the content of the status register can be read out. The status register bit 7 (SR7) is set to 0 at the same time the auto write operation starts and is returned to 1 upon completion of the auto write operation. In this case, the read status register mode remains active until the Read Array command (FF16) or Read Lock Bit Status command (7116) is written or the flash memory is reset using its reset bit.
The RY/BY status flag of the flash memory control register 0 is 0 during auto write operation and 1 when the auto write operation is completed as is the status register bit 7 .
After the auto write operation is completed, the status register can be read out to know the result of the auto write operation. For details, refer to the section where the status register is detailed.
Figure 1.26 .4 shows an example of a page program flowchart.
Each block of the flash memory can be write protected by using a lock bit. For details, refer to the section where the data protect function is detailed.
Additional writes to the already programmed pages are prohibited.


Figure 1.26.4. Page program flowchart

## Block Erase Command (2016/D016)

By writing the command code "2016" in the first bus cycle and the confirmation command code "D016" in the second bus cycle that follows to the block address of a flash memory block, the system initiates an auto erase (erase and erase verify) operation.
Whether the auto erase operation is completed can be confirmed by reading the status register or the flash memory control register 0 . At the same time the auto erase operation starts, the read status register mode is automatically entered, so the content of the status register can be read out. The status register bit 7 (SR7) is set to 0 at the same time the auto erase operation starts and is returned to 1 upon completion of the auto erase operation. In this case, the read status register mode remains active until the Read Array command (FF16) or Read Lock Bit Status command (7116) is written or the flash memory is reset using its reset bit.
The RY/ $\overline{\mathrm{BY}}$ status flag of the flash memory control register 0 is 0 during auto erase operation and 1 when the auto erase operation is completed as is the status register bit 7.
After the auto erase operation is completed, the status register can be read out to know the result of the auto erase operation. For details, refer to the section where the status register is detailed.
Figure 1.26.5 shows an example of a block erase flowchart.
Each block of the flash memory can be protected against erasure by using a lock bit. For details, refer to the section where the data protect function is detailed.


Figure 1.26.5. Block erase flowchart

## Erase All Unlock Blocks Command (A716/D016)

By writing the command code "A716" in the first bus cycle and the confirmation command code "D016" in the second bus cycle that follows, the system starts erasing blocks successively.
Whether the erase all unlock blocks command is terminated can be confirmed by reading the status register or the flash memory control register 0 , in the same way as for block erase. Also, the status register can be read out to know the result of the auto erase operation.
When the lock bit disable select bit of the flash memory control register $0=1$, all blocks are erased no matter how the lock bit is set. On the other hand, when the lock bit disable select bit $=0$, the function of the lock bit is effective and only nonlocked blocks (where lock bit data $=1$ ) are erased.

## Lock Bit Program Command (7716/D016)

By writing the command code " 7716 " in the first bus cycle and the confirmation command code "D016" in the second bus cycle that follows to the block address of a flash memory block, the system sets the lock bit for the specified block to 0 (locked).
Figure 1.26.6 shows an example of a lock bit program flowchart. The status of the lock bit (lock bit data) can be read out by a read lock bit status command.
Whether the lock bit program command is terminated can be confirmed by reading the status register or the flash memory control register 0 , in the same way as for page program.
For details about the function of the lock bit and how to reset the lock bit, refer to the section where the data protect function is detailed.


Figure 1.26.6. Lock bit program flowchart

## Read Lock Bit Status Command (7116)

By writing the command code " 7116 " in the first bus cycle and then the block address of a flash memory block in the second bus cycle that follows, the system reads out the status of the lock bit of the specified block on to the data bus(D6).
Figure 1.26 .7 shows an example of a read lock bit program flowchart.


Figure 1.26.7. Read lock bit status flowchart

## Data Protect Function (Block Lock)

Each block in Figure 1.25 .1 has a nonvolatile lock bit to specify that the block be protected (locked) against erase/write. The lock bit program command is used to set the lock bit to 0 (locked). The lock bit of each block can be read out using the read lock bit status command.
Whether block lock is enabled or disabled is determined by the status of the lock bit and how the flash memory control register 0's lock bit disable select bit is set.
(1) When the lock bit disable select bit = "0", a specified block can be locked or unlocked by the lock bit status (lock bit data). Blocks whose lock bit data $=$ " 0 " are locked, so they are disabled against erase/write. On the other hand, the blocks whose lock bit data = " 1 " are not locked, so they are enabled for erase/write.
(2) When the lock bit disable select bit = "1", all blocks are nonlocked regardless of the lock bit data, so they are enabled for erase/write. In this case, the lock bit data that is " 0 " (locked) is set to " 1 " (nonlocked) after erasure, so that the lock bit-actuated lock is removed.

## Status Register

The status register indicates the operating status of the flash memory and whether an erase or program operation has terminated normally or in an error. The content of this register can be read out by only writing the read status register command (7016). Table 1.26 .2 details the status register.
The status register is cleared by writing the Clear Status Register command (5016).
After a reset, the status register is set to " 8016 ."
Each bit in this register is explained below.

## Write state machine (WSM) status (SR7)

After power-on, the write state machine (WSM) status is set to " 1 ".
The write state machine (WSM) status indicates the operating status of the device, as for output on the RY/ $\overline{\mathrm{BY}}$ pin. This status bit is set to " 0 " during auto write or auto erase operation and is set to " 1 " upon completion of these operations.

## Erase status (SR5)

The erase status informs the operating status of auto erase operation to the CPU. When an erase error occurs, it is set to " 1 ".

The erase status is reset to "0" when cleared.

## Program status (SR4)

The program status informs the operating status of auto write operation to the CPU. When a write error occurs, it is set to " 1 ".
The program status is reset to " 0 " when cleared.
When an erase command is in error (which occurs if the command entered after the block erase command (2016) is not the confirmation command (D016), both the program status and erase status (SR5) are set to " 1 ".
When the program status or erase status = " 1 ", only the following flash commands will be accepted:
Read Array, Read Status Register, and Clear Status Register.

Also, in one of the following cases, both SR4 and SR5 are set to "1" (command sequence error):
(1) When the valid command is not entered correctly
(2) When the data entered in the second bus cycle of lock bit program (7716/D016), block erase (2016/D016), or erase all unlock blocks (A716/D016) is not the D016 or FF16. However, if FF16 is entered, read array is assumed and the command that has been set up in the first bus cycle is canceled.

## Block status after program (SR3)

If excessive data is written (phenomenon whereby the memory cell becomes depressed which results in data not being read correctly), " 1 " is set for the program status after-program at the end of the page write operation. In other words, when writing ends successfully, " 8016 " is output; when writing fails, " 9016 " is output; and when excessive data is written, " 8816 " is output.

Table 1.26.2. Definition of each bit in status register

| Each bit of <br> SRD | Status name | Definition |  |
| :---: | :--- | :---: | :---: |
|  |  | $" 1 "$ | "0" |
| SR7 (bit7) | Write state machine (WSM) status | Ready | Busy |
| SR6 (bit6) | Reserved | - | - |
| SR5 (bit5) | Erase status | Terminated in error | Terminated normally |
| SR4 (bit4) | Program status | Terminated in error | Terminated normally |
| SR3 (bit3) | Block status after program | Terminated in error | Terminated normally |
| SR2 (bit2) | Reserved | - | - |
| SR1 (bit1) | Reserved | - | - |
| SR0 (bit0) | Reserved | - | - |

## Full Status Check

By performing full status check, it is possible to know the execution results of erase and program operations. Figure 1.26 .8 shows a full status check flowchart and the action to be taken when each error occurs.


Note: When one of SR5 to SR3 is set to 1, none of the page program, block erase, erase all unlock blocks and lock bit program commands is accepted. Execute the clear status register command (5016) before executing these commands.

Figure 1.26.8. Full status check flowchart and remedial procedure for errors

## Functions To Inhibit Rewriting Flash Memory Version

To prevent the contents of the flash memory version from being read out or rewritten easily, the device incorporates a ROM code protect function for use in parallel I/O mode and an ID code check function for use in standard serial I/O mode.

## ROM code protect function

The ROM code protect function is used to prohibit reading out or modifying the contents of the flash memory during parallel I/O mode and is set by using the ROM code protect control address register (OFFFFF16). Figure 1.27 .1 shows the ROM code protect control address (OFFFFF16). (This address exists in the user ROM area.)
If one of the pair of ROM code protect bits is set to 0, ROM code protect is turned on, so that the contents of the flash memory version are protected against readout and modification. ROM code protect is implemented in two levels. If level 2 is selected, the flash memory is protected even against readout by a shipment inspection LSI tester, etc. When an attempt is made to select both level 1 and level 2 , level 2 is selected by default.
If both of the two ROM code protect reset bits are set to " 00 ," ROM code protect is turned off, so that the contents of the flash memory version can be read out or modified. Once ROM code protect is turned on, the contents of the ROM code protect reset bits cannot be modified in paralle I/O mode. Use the serial I/ O or some other mode to rewrite the contents of the ROM code protect reset bits.

| ROM code protect control address |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| bb7 b6 b5 b4 b3 be bl bo |  | Symbol ROMCP | Address OFFFFF16 | When reset |
|  |  | Bit symbol | Bit name | Function |
|  |  | Reserved |  | Always set this bit to 1 . |
|  |  | ROMCP2 | ROM code protect level 2 set bit (Note 1, 2) | b3 b2 <br> 00: Protect enabled <br> 01: Protect enabled <br> 10: Protect enabled <br> 11: Protect disabled |
|  |  | ROMCR | ROM code protect reset bit (Note 3) | b5 b4 <br> 00: Protect removed <br> 01: Protect set bit effective <br> 10: Protect set bit effective <br> 11: Protect set bit effective |
|  |  | ROMCP1 | ROM code protect level 1 set bit (Note 1) | b7 b6 <br> 00: Protect enabled <br> 01: Protect enabled <br> 10: Protect enabled <br> 11: Protect disabled |
|  | Note 1: When ROM readout or Note 2: When ROM inspection Note 3: The ROM ROM code output mod | 1 code prote modification LSI tester, e code protect e, they need | ect is turned on, the on-chip in parallel input/output mod ect level 2 is turned on, ROM etc. also is inhibited. <br> treset bits can be used to <br> el 2 . However, since these | flash memory is protected against de. <br> M code readout by a shipment <br> turn off ROM code protect level 1 and bits cannot be changed in parallel input/ put/output or some other mode. |

Figure 1.27.1. ROM code protect control address

## ID Code Check Function

Use this function in standard serial I/O mode. When the contents of the flash memory are not blank, the ID code sent from the peripheral unit is compared with the ID code written in the flash memory to see if they match. If the ID codes do not match, the commands sent from the peripheral unit are not accepted. The ID code consists of 8 -bit data, the areas of which, beginning with the first byte, are 0FFFDF16, 0FFFE316, OFFFEB16, OFFFEF16, OFFFF316, OFFFF716, and OFFFFB16. Write a program which has had the ID code preset at these addresses to the flash memory.


Figure 1.27.2. ID code store addresses

## Parallel I/O Mode

The parallel I/O mode inputs and outputs the software commands, addresses and data needed to operate (read, program, erase, etc.) the internal flash memory. This I/O is parallel.
Use an exclusive programer supporting M16C/62A (flash memory version).
Refer to the instruction manual of each programer maker for the details of use.

## User ROM and Boot ROM Areas

In parallel I/O mode, the user ROM and boot ROM areas shown in Figure 1.25.1 can be rewritten. Both areas of flash memory can be operated on in the same way.
Program and block erase operations can be performed in the user ROM area. The user ROM area and its blocks are shown in Figure 1.25.1.

The boot ROM area is 8 Kbytes in size. In parallel I/O mode, it is located at addresses 0FE00016 through 0FFFFF16. Make sure program and block erase operations are always performed within this address range. (Access to any location outside this address range is prohibited.)
In the boot ROM area, an erase block operation is applied to only one 8 Kbyte block. The boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the Mitsubishi factory. Therefore, using the device in standard serial input/output mode, you do not need to write to the boot ROM area.

Pin functions (Flash memory standard serial I/O mode)

| Pin | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| Vcc, Vss | Power input |  | Apply program/erase protection voltage to Vcc pin and 0 V to Vss pin. |
| CNVss | CNVss | 1 | Connect to Vcc pin. |
| RESET | Reset input | I | Reset input pin. While reset is "L" level, a 20 cycle or longer clock must be input to XIN pin. |
| XIN | Clock input | 1 | Connect a ceramic resonator or crystal oscillator between XIN and |
| XOUT | Clock output | O | and open Xout pin. |
| BYTE | BYTE | I | Connect this pin to Vss or Vcc. |
| AVcc, AVss | Analog power supply input |  | Connect AVss to Vss and AVcc to Vcc, respectively. |
| VREF | Reference voltage input | 1 | Enter the reference voltage for AD from this pin. |
| P00 to P07 | Input port P0 | 1 | Input "H" or "L" level signal or open. |
| P10 to P17 | Input port P1 | 1 | Input "H" or "L" level signal or open. |
| P20 to P27 | Input port P2 | 1 | Input "H" or "L" level signal or open. |
| P30 to P37 | Input port P3 | 1 | Input "H" or "L" level signal or open. |
| P40 to P47 | Input port P4 | 1 | Input "H" or "L" level signal or open. |
| P51 to P54, P56, P57 | Input port P5 | 1 | Input "H" or "L" level signal or open. |
| P50 | $\overline{C E}$ input | 1 | Input "H" level signal. |
| P55 | EPM input | 1 | Input "L" level signal. |
| P60 to P63 | Input port P6 | 1 | Input "H" or "L" level signal or open. |
| P64 | BUSY output | O | Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 2: Monitors the boot program operation check signal output pin. |
| P65 | SCLK input | I | Standard serial I/O mode 1: Serial clock input pin Standard serial I/O mode 2: Input "L". |
| P66 | RxD input | 1 | Serial data input pin |
| P67 | TxD output | 0 | Serial data output pin |
| P70 to P77 | Input port P7 | I | Input "H" or "L" level signal or open. |
| P80 to P84, P86, P87 | Input port P8 | 1 | Input "H" or "L" level signal or open. |
| P85 | NMI input | 1 | Connect this pin to Vcc. |
| P90 to P97 | Input port P9 | 1 | Input "H" or "L" level signal or open. |
| P100 to P107 | Input port P10 | 1 | Input "H" or "L" level signal or open. |



Figure 1.29.1. Pin connections for serial I/O mode (1)


Figure 1.29.2. Pin connections for serial I/O mode (2)

## Standard serial I/O mode

The standard serial I/O mode inputs and outputs the software commands, addresses and data needed to operate (read, program, erase, etc.) the internal flash memory. This I/O is serial. There are actually two standard serial I/O modes: mode 1, which is clock synchronized, and mode 2, which is asynchronized. Both modes require a purpose-specific peripheral unit.

The standard serial I/O mode is different from the parallel I/O mode in that the CPU controls flash memory rewrite (uses the CPU's rewrite mode), rewrite data input and so forth. It is started when the reset is released, which is done when the P50 (CE) pin is "H" level, the P55 (EPM) pin "L" level and the CNVss pin "H" level. (In the ordinary command mode, set CNVss pin to "L" level.)
This control program is written in the boot ROM area when the product is shipped from Mitsubishi. Accordingly, make note of the fact that the standard serial I/O mode cannot be used if the boot ROM area is rewritten in the parallel I/O mode. Figures 1.29 .1 and 1.29 .2 show the pin connections for the standard serial I/O mode. Serial data I/O uses UART1 and transfers the data serially in 8-bit units. Standard serial I/ O switches between mode 1 (clock synchronized) and mode 2 (clock asynchronized) according to the level of CLK1 pin when the reset is released.

To use standard serial I/O mode 1 (clock synchronized), set the CLK1 pin to "H" level and release the reset. The operation uses the four UART1 pins CLK1, RxD1, TxD1 and RTS1 (BUSY). The CLK1 pin is the transfer clock input pin through which an external transfer clock is input. The TxD1 pin is for CMOS output. The RTS1 (BUSY) pin outputs an "L" level when ready for reception and an " H " level when reception starts.

To use standard serial I/O mode 2 (clock asynchronized), set the CLK1 pin to "L" level and release the reset. The operation uses the two UART1 pins RxD1 and TxD1.

In the standard serial I/O mode, only the user ROM area indicated in Figure 1.29.19 can be rewritten. The boot ROM cannot.
In the standard serial I/O mode, a 7-byte ID code is used. When there is data in the flash memory, commands sent from the peripheral unit are not accepted unless the ID code matches.

## Overview of standard serial I/O mode 1 (clock synchronized)

In standard serial I/O mode 1, software commands, addresses and data are input and output between the MCU and peripheral units (serial programer, etc.) using 4 -wire clock-synchronized serial I/O (UART1). Standard serial I/O mode 1 is engaged by releasing the reset with the P65 (CLK1) pin "H" level.
In reception, software commands, addresses and program data are synchronized with the rise of the transfer clock that is input to the CLK1 pin, and are then input to the MCU via the RxD1 pin. In transmission, the read data and status are synchronized with the fall of the transfer clock, and output from the TxD1 pin.
The TXD1 pin is for CMOS output. Transfer is in 8-bit units with LSB first.
When busy, such as during transmission, reception, erasing or program execution, the RTS1 (BUSY) pin is " H " level. Accordingly, always start the next transfer after the RTS1 (BUSY) pin is "L" level.
Also, data and status registers in memory can be read after inputting software commands. Status, such as the operating state of the flash memory or whether a program or erase operation ended successfully or not, can be checked by reading the status register. Here following are explained software commands, status registers, etc.

## Software Commands

Table 1.29.1 lists software commands. In the standard serial I/O mode 1, erase operations, programs and reading are controlled by transferring software commands via the RxD1 pin. Software commands are explained here below.

Table 1.29.1. Software commands (Standard serial I/O mode 1)

|  | Control command | $\begin{array}{\|l\|} \hline 1 \text { st byte } \\ \text { transfer } \end{array}$ | 2nd byte | 3rd byte | 4th byte | 5th byte | 6th byte |  | When ID is not verified |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Page read | FF16 | Address (middle) | Address (high) | Data output | Data output | Data output | Data <br> output to <br> 259th byte | Not acceptable |
| 2 | Page program | $41_{16}$ | Address (middle) | Address (high) | Data input | Data input | Data input | $\begin{aligned} & \text { Data input } \\ & \text { to 259th } \\ & \text { byte } \end{aligned}$ | Not acceptable |
| 3 | Block erase | 2016 | Address (middle) | Address (high) | D016 |  |  |  | Not acceptable |
| 4 | Erase all unlocked blocks | A716 | D016 |  |  |  |  |  | Not acceptable |
| 5 | Read status register | 7016 | SRD output | SRD1 output |  |  |  |  | Acceptable |
| 6 | Clear status register | 5016 |  |  |  |  |  |  | Not acceptable |
| 7 | Read lock bit status | $71_{16}$ | Address (middle) | Address (high) | Lock bit data output |  |  |  | Not acceptable |
| 8 | Lock bit program | 7716 | Address (middle) | Address (high) | D016 |  |  |  | Not acceptable |
| 9 | Lock bit enable | $7 \mathrm{~A}_{16}$ |  |  |  |  |  |  | Not acceptable |
| 10 | Lock bit disable | 7516 |  |  |  |  |  |  | Not acceptable |
| 11 | ID check function | F516 | Address (low) | Address (middle) | $\begin{gathered} \text { Address } \\ \text { (high) } \\ \hline \end{gathered}$ | ID size | ID1 | To ID7 | Acceptable |
| 12 | Download function | FA16 | Size (low) | $\begin{aligned} & \text { Size } \\ & \text { (high) } \end{aligned}$ | $\begin{aligned} & \text { Check- } \\ & \text { sum } \end{aligned}$ | Data input | To required number of times |  | Not acceptable |
| 13 | Version data output function | FB16 | $\begin{aligned} & \text { Version } \\ & \text { data } \\ & \text { output } \end{aligned}$ | $\begin{aligned} & \text { Version } \\ & \text { data } \\ & \text { output } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { Version } \\ \text { data } \\ \text { output } \end{array}$ | $\begin{aligned} & \text { Version } \\ & \text { data } \\ & \text { output } \end{aligned}$ | Version data output | Version data output to 9th byte | Acceptable |
| 14 | Boot ROM area output function | $\mathrm{FC}_{16}$ | Address (middle) | Address (high) | Data output | Data output | Data output | Data output to 259th byte | Not acceptable |
| 15 | Read check data | FD16 | Check data (low) | $\begin{aligned} & \text { Check } \\ & \text { data } \\ & \text { (high) } \end{aligned}$ |  |  |  |  | Not acceptable |

Note 1: Shading indicates transfer from flash memory microcomputer to peripheral unit. All other data is trans-
ferred from the peripheral unit to the flash memory microcomputer.
Note 2:SRD refers to status register data. SRD1 refers to status register 1 data.
Note 3: All commands can be accepted when the flash memory is totally blank.

## Page Read Command

This command reads the specified page (256 bytes) in the flash memory sequentially one byte at a time. Execute the page read command as explained here following.
(1) Transfer the "FF16" command code with the 1st byte.
(2) Transfer addresses A 8 to A 15 and A 16 to A 23 with the 2nd and 3rd bytes respectively.
(3) From the 4th byte onward, data (D0-D7) for the page ( 256 bytes) specified with addresses A8 to A23 will be output sequentially from the smallest address first in sync with the fall of the clock.


Figure 1.29.3. Timing for page read

## Read Status Register Command

This command reads status information. When the " 7016 " command code is sent with the 1 st byte, the contents of the status register (SRD) specified with the 2nd byte and the contents of status register 1 (SRD1) specified with the 3rd byte are read.


Figure 1.29.4. Timing for reading the status register

## Clear Status Register Command

This command clears the bits (SR3-SR5) which are set when the status register operation ends in error. When the " 5016 " command code is sent with the 1 st byte, the aforementioned bits are cleared. When the clear status register operation ends, the RTS1 (BUSY) signal changes from the " H " to the "L" level.

|  |  |
| :---: | :---: |
|  | $\left.\begin{array}{r}\text { RxD1 } \\ \text { (M16C reception data) }\end{array}\right]$5016 |
|  | TxD1 <br> (M16C transmit data) |
|  | RTS1(BUSY) |

Figure 1.29.5. Timing for clearing the status register

## Page Program Command

This command writes the specified page (256 bytes) in the flash memory sequentially one byte at a time. Execute the page program command as explained here following.
(1) Transfer the " 4116 " command code with the 1 st byte.
(2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
(3) From the 4th byte onward, as write data (D0-D7) for the page ( 256 bytes) specified with addresses A8 to A 23 is input sequentially from the smallest address first, that page is automatically written.

When reception setup for the next 256 bytes ends, the RTS1 (BUSY) signal changes from the " H " to the "L" level. The result of the page program can be known by reading the status register. For more information, see the section on the status register.
Each block can be write-protected with the lock bit. For more information, see the section on the data protection function. Additional writing is not allowed with already programmed pages.


Figure 1.29.6. Timing for the page program

## Block Erase Command

This command erases the data in the specified block. Execute the block erase command as explained here following.
(1) Transfer the "2016" command code with the 1st byte.
(2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
(3) Transfer the verify command code "D016" with the 4th byte. With the verify command code, the erase operation will start for the specified block in the flash memory. Write the highest address of the specified block for addresses A8 to A23.

When block erasing ends, the RTS1 (BUSY) signal changes from the "H" to the "L" level. After block erase ends, the result of the block erase operation can be known by reading the status register. For more information, see the section on the status register.
Each block can be erase-protected with the lock bit. For more information, see the section on the data protection function.


Figure 1.29.7. Timing for block erasing

## Erase All Unlocked Blocks Command

This command erases the content of all blocks. Execute the erase all unlocked blocks command as explained here following.
(1) Transfer the "A716" command code with the 1st byte.
(2) Transfer the verify command code "D016" with the 2nd byte. With the verify command code, the erase operation will start and continue for all blocks in the flash memory.
When block erasing ends, the RTS1 (BUSY) signal changes from the "H" to the "L" level. The result of the erase operation can be known by reading the status register. Each block can be erase-protected with the lock bit. For more information, see the section on the data protection function.


Figure 1.29.8. Timing for erasing all unlocked blocks

## Lock Bit Program Command

This command writes " 0 " (lock) for the lock bit of the specified block. Execute the lock bit program command as explained here following.
(1) Transfer the "7716" command code with the 1st byte.
(2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
(3) Transfer the verify command code "D016" with the 4th byte. With the verify command code, " 0 " is written for the lock bit of the specified block. Write the highest address of the specified block for addresses A8 to A23.
When writing ends, the RTS1 (BUSY) signal changes from the " H " to the " L " level. Lock bit status can be read with the read lock bit status command. For information on the lock bit function, reset procedure and so on, see the section on the data protection function.


Figure 1.29.9. Timing for the lock bit program

## Read Lock Bit Status Command

This command reads the lock bit status of the specified block. Execute the read lock bit status command as explained here following.
(1) Transfer the "7116" command code with the 1st byte.
(2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
(3) The lock bit data of the specified block is output with the 4th byte. The lock bit data is the 6th bit(D6) of the output data. Write the highest address of the specified block for addresses A8 to A23.


Figure 1.29.10. Timing for reading lock bit status

## Lock Bit Enable Command

This command enables the lock bit in blocks whose bit was disabled with the lock bit disable command. The command code "7A16" is sent with the 1 st byte of the serial transmission. This command only enables the lock bit function; it does not set the lock bit itself.


Figure 1.29.11. Timing for enabling the lock bit

## Lock Bit Disable Command

This command disables the lock bit. The command code " 7516 " is sent with the 1 st byte of the serial transmission. This command only disables the lock bit function; it does not set the lock bit itself. However, if an erase command is executed after executing the lock bit disable command, " 0 " (locked) lock bit data is set to " 1 " (unlocked) after the erase operation ends. In any case, after the reset is cancelled, the lock bit is enabled.


Figure 1.29.12. Timing for disabling the lock bit

## Download Command

This command downloads a program to the RAM for execution. Execute the download command as explained here following.
(1) Transfer the "FA16" command code with the 1st byte.
(2) Transfer the program size with the 2nd and 3rd bytes.
(3) Transfer the check sum with the 4th byte. The check sum is added to all data sent with the 5th byte onward.
(4) The program to execute is sent with the 5th byte onward.

When all data has been transmitted, if the check sum matches, the downloaded program is executed. The size of the program will vary according to the internal RAM.


Figure 1.29.13. Timing for download

## Version Information Output Command

This command outputs the version information of the control program stored in the boot area. Execute the version information output command as explained here following.
(1) Transfer the "FB16" command code with the 1st byte.
(2) The version information will be output from the 2nd byte onward. This data is composed of 8 ASCII code characters.


Figure 1.29.14. Timing for version information output

## Boot ROM Area Output Command

This command outputs the control program stored in the boot ROM area in one page blocks (256 bytes). Execute the boot ROM area output command as explained here following.
(1) Transfer the "FC16" command code with the 1st byte.
(2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
(3) From the 4th byte onward, data (D0-D7) for the page ( 256 bytes) specified with addresses A8 to A23 will be output sequentially from the smallest address first, in sync with the fall of the clock.


Figure 1.29.15. Timing for boot ROM area output

## ID Check

This command checks the ID code. Execute the boot ID check command as explained here following.
(1) Transfer the "F516" command code with the 1st byte.
(2) Transfer addresses A0 to A7, A8 to A15 and A16 to A23 of the 1st byte of the ID code with the 2nd, 3rd and 4th bytes respectively.
(3) Transfer the number of data sets of the ID code with the 5th byte.
(4) The ID code is sent with the 6th byte onward, starting with the 1 st byte of the code.


Figure 1.29.16. Timing for the ID check

## ID Code

When the flash memory is not blank, the ID code sent from the peripheral units and the ID code written in the flash memory are compared to see if they match. If the codes do not match, the command sent from the peripheral units is not accepted. An ID code contains 8 bits of data. Area is, from the 1st byte, addresses OFFFDF16, OFFFE316, OFFFEB16, OFFFEF16, OFFFF316, 0FFFFF716 and 0FFFFB16. Write a program into the flash memory, which already has the ID code set for these addresses.


Figure 1.29.17. ID code storage addresses

## Read Check Data

This command reads the check data that confirms that the write data, which was sent with the page program command, was successfully received.
(1) Transfer the "FD16" command code with the 1st byte.
(2) The check data (low) is received with the 2nd byte and the check data (high) with the 3rd.

To use this read check data command, first execute the command and then initialize the check data. Next, execute the page program command the required number of times. After that, when the read check command is executed again, the check data for all of the read data that was sent with the page program command during this time is read. The check data is the result of CRC operation of write data.


Figure 1.29.18. Timing for the read check data

## Data Protection (Block Lock)

Each of the blocks in Figure 1.29.19 have a nonvolatile lock bit that specifies protection (block lock) against erasing/writing. A block is locked (writing "0" for the lock bit) with the lock bit program command. Also, the lock bit of any block can be read with the read lock bit status command.
Block lock disable/enable is determined by the status of the lock bit itself and execution status of the lock bit disable and lock enable bit commands.
(1) After the reset has been cancelled and the lock bit enable command executed, the specified block can be locked/unlocked using the lock bit (lock bit data). Blocks with a " 0 " lock bit data are locked and cannot be erased or written in. On the other hand, blocks with a " 1 " lock bit data are unlocked and can be erased or written in.
(2) After the lock bit disable command has been executed, all blocks are unlocked regardless of lock bit data status and can be erased or written in. In this case, lock bit data that was "0" (locked) before the block was erased is set to " 1 " (unlocked) after erasing, therefore the block is actually unlocked with the lock bit.


Figure 1.29.19. Blocks in the user area

## Status Register (SRD)

The status register indicates operating status of the flash memory and status such as whether an erase operation or a program ended successfully or in error. It can be read by writing the read status register command (7016). Also, the status register is cleared by writing the clear status register command (5016). Table 1.29.2 gives the definition of each status register bit. After clearing the reset, the status register outputs " 8016 ".

Table 1.29.2. Status register (SRD)

| SRD0 bits | Status name | Definition |  |
| :--- | :---: | :---: | :---: |
|  | Write state machine (WSM) status | Ready | "0" |
| SR7 (bit7) | Reserved | - | - |
| SR6 (bit6) | Erase status | Terminated in error | Terminated normally |
| SR5 (bit5) | Program status | Terminated in error | Terminated normally |
| SR4 (bit4) | Block status after program | Terminated in error | Terminated normally |
| SR3 (bit3) | Reserved | - | - |
| SR2 (bit2) | Reserved | - | - |
| SR1 (bit1) | Reserved | - | - |
| SR0 (bit0) |  |  |  |

## Write State Machine (WSM) Status (SR7)

The write state machine (WSM) status indicates the operating status of the flash memory. When power is turned on, " 1 " (ready) is set for it. The bit is set to " 0 " (busy) during an auto write or auto erase operation, but it is set back to " 1 " when the operation ends.

## Erase Status (SR5)

The erase status reports the operating status of the auto erase operation. If an erase error occurs, it is set to " 1 ". When the erase status is cleared, it is set to " 0 ".

## Program Status (SR4)

The program status reports the operating status of the auto write operation. If a write error occurs, it is set to " 1 ". When the program status is cleared, it is set to " 0 ".

## Block Status After Program (SR3)

If excessive data is written (phenomenon whereby the memory cell becomes depressed which results in data not being read correctly), "1" is set for the block status after-program at the end of the page write operation. In other words, when writing ends successfully, " 8016 " is output; when writing fails, " 9016 " is output; and when excessive data is written, " 8816 " is output.
If "1" is written for any of the SR5, SR4 or SR3 bits, the page program, block erase, erase all unlocked blocks and lock bit program commands are not accepted. Before executing these commands, execute the clear status register command (5016) and clear the status register.

## Status Register 1 (SRD1)

Status register 1 indicates the status of serial communications, results from ID checks and results from check sum comparisons. It can be read after the SRD by writing the read status register command (7016). Also, status register 1 is cleared by writing the clear status register command (5016).
Table 1.29 .3 gives the definition of each status register 1 bit. " 0016 " is output when power is turned ON and the flag status is maintained even after the reset.

Table 1.29.3. Status register 1 (SRD1)

| SRD1 bits | Status name | Definition |  |
| :--- | :---: | :---: | :---: |
|  |  | "1" | "0" |
| SR15 (bit7) | Boot update completed bit | Update completed | Not update |
| SR14 (bit6) | Reserved | - | - |
| SR13 (bit5) | Reserved | - | - |
| SR12 (bit4) | Check sum match bit | Match | Mismatch |
| SR11 (bit3) | ID check completed bits | $00 \quad$ Not verified |  |
| SR10 (bit2) |  | $01 \quad$ Verification mismatch |  |
|  |  | 10 | Reserved |
|  |  | $11 \quad$ Verified |  |
| SR9 (bit1) | Data receive time out | Time out | Normal operation |
| SR8 (bit0) | Reserved | - |  |

## Boot Update Completed Bit (SR15)

This flag indicates whether the control program was downloaded to the RAM or not, using the download function.

## Check Sum Match Bit (SR12)

This flag indicates whether the check sum matches or not when a program, is downloaded for execution using the download function.

## ID Check Completed Bits (SR11 and SR10)

These flags indicate the result of ID checks. Some commands cannot be accepted without an ID check.

## Data Receive Time Out (SR9)

This flag indicates when a time out error is generated during data reception. If this flag is attached during data reception, the received data is discarded and the microcomputer returns to the command wait state.

## Full Status Check

Results from executed erase and program operations can be known by running a full status check. Figure 1.29.20 shows a flowchart of the full status check and explains how to remedy errors which occur.


Note: When one of SR5 to SR3 is set to 1, none of the page program, block erase, erase all unlock blocks and lock bit program commands is accepted. Execute the clear status register command (5016) before executing these commands.

Figure 1.29.20. Full status check flowchart and remedial procedure for errors

## Example Circuit Application for The Standard Serial I/O Mode 1

The below figure shows a circuit application for the standard serial I/O mode 1. Control pins will vary according to programmer, therefore see the peripheral unit manual for more information.


Figure 1.29.21. Example circuit application for the standard serial I/O mode 1

## Overview of standard serial I/O mode 2 (clock asynchronized)

In standard serial I/O mode 2, software commands, addresses and data are input and output between the MCU and peripheral units (serial programer, etc.) using 2-wire clock-asynchronized serial I/O (UART1). Standard serial I/O mode 2 is engaged by releasing the reset with the P65 (CLK1) pin "L" level. The TxD1 pin is for CMOS output. Data transfer is in 8-bit units with LSB first, 1 stop bit and parity OFF. After the reset is released, connections can be established at 9,600 bps when initial communications (Figure 1.29.22) are made with a peripheral unit. However, this requires a main clock with a minimum 2 MHz input oscillation frequency. Baud rate can also be changed from 9,600 bps to 19,200, 38,400 or 57,600 bps by executing software commands. However, communication errors may occur because of the oscillation frequency of the main clock. If errors occur, change the main clock's oscillation frequency and the baud rate.
After executing commands from a peripheral unit that requires time to erase and write data, as with erase and program commands, allow a sufficient time interval or execute the read status command and check how processing ended, before executing the next command.
Data and status registers in memory can be read after transmitting software commands. Status, such as the operating state of the flash memory or whether a program or erase operation ended successfully or not, can be checked by reading the status register. Here following are explained initial communications with peripheral units, how frequency is identified and software commands.

## Initial communications with peripheral units

After the reset is released, the bit rate generator is adjusted to $9,600 \mathrm{bps}$ to match the oscillation frequency of the main clock, by sending the code as prescribed by the protocol for initial communications with peripheral units (Figure 1.29.22).
(1) Transmit "B016" from a peripheral unit. If the oscillation frequency input by the main clock is 10 or 16 MHz , the MCU with internal flash memory outputs the "B016" check code. If the oscillation frequency is anything other than 10 or 16 MHz , the MCU does not output anything.
(2) Transmit "0016" from a peripheral unit 16 times. (The MCU with internal flash memory sets the bit rate generator so that " 0016 " can be successfully received.)
(3) The MCU with internal flash memory outputs the "B016" check code and initial communications end successfully *1. Initial communications must be transmitted at a speed of $9,600 \mathrm{bps}$ and a transfer interval of a minimum 15 ms . Also, the baud rate at the end of initial communications is $9,600 \mathrm{bps}$.
*1. If the peripheral unit cannot receive "B016" successfully, change the oscillation frequency of the main clock.


Figure 1.29.22. Peripheral unit and initial communication

## How frequency is identified

When "0016" data is received 16 times from a peripheral unit at a baud rate of $9,600 \mathrm{bps}$, the value of the bit rate generator is set to match the operating frequency ( $2-16 \mathrm{MHz}$ ). The highest speed is taken from the first 8 transmissions and the lowest from the last 8 . These values are then used to calculate the bit rate generator value for a baud rate of 9,600 bps.
Baud rate cannot be attained with some operating frequencies. Table 1.29 .4 gives the operation frequency and the baud rate that can be attained for.

Table 1.29.4 Operation frequency and the baud rate

| Operation frequency (MHz) | Baud rate 9,600bps | Baud rate 19,200bps | Baud rate 38,400bps | Baud rate 57,600bps |
| :---: | :---: | :---: | :---: | :---: |
| 16 MHz | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 12 MHz | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | - |
| 11 MHz | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| 10 MHz | $\checkmark$ | $\checkmark$ | - | $\checkmark$ |
| 8MHz | $\checkmark$ | $\checkmark$ | - | $\checkmark$ |
| 7.3728MHz | $\checkmark$ | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ |
| 6 MHz | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| 5 MHz | $\checkmark$ | $\checkmark$ | - | - |
| 4.5 MHz | $\checkmark$ | $\checkmark$ | - | $\sqrt{ }$ |
| 4.194304MHz | $\sqrt{ }$ | $\checkmark$ | $\sqrt{ }$ | - |
| 4 MHz | $\sqrt{ }$ | $\checkmark$ | - | - |
| 3.58 MHz | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 3 MHz | $\checkmark$ | $\checkmark$ | $\sqrt{ }$ | - |
| 2 MHz | $\checkmark$ | - | - | - |

[^1]
## Software Commands

Table 1.29.5 lists software commands. In the standard serial I/O mode 2, erase operations, programs and reading are controlled by transferring software commands via the RxD1 pin. Standard serial I/O mode 2 adds four transmission speed commands - $9,600,19,200,38,400$ and 57,600 bps - to the software commands of standard serial I/O mode 1. Software commands are explained here below.

Table 1.29.5. Software commands (Standard serial I/O mode 2)

|  | Control command | $\begin{aligned} & 1 \text { st byte } \\ & \text { transfer } \end{aligned}$ | 2nd byte | 3rd byte | 4th byte | 5th byte | 6th byte |  | When ID is not verified |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Page read | FF16 | Address (middle) | Address (high) | Data output | Data output | Data output | Data output to 259th byte | Not acceptable |
| 2 | Page program | 4116 | Address (middle) | Address (high) | Data input | Data input | Data input | $\begin{aligned} & \text { Data input } \\ & \text { to } 259 \text { th } \\ & \text { byte } \end{aligned}$ | Not acceptable |
| 3 | Block erase | 2016 | Address (middle) | Address (high) | D016 |  |  |  | Not acceptable |
| 4 | Erase all unlocked blocks | A716 | D016 |  |  |  |  |  | Not acceptable |
| 5 | Read status register | 7016 | SRD output | SRD1 output |  |  |  |  | Acceptable |
| 6 | Clear status register | 5016 |  |  |  |  |  |  | Not acceptable |
| 7 | Read lock bit status | 7116 | Address (middle) | Address (high) | Lock bit data output |  |  |  | Not acceptable |
| 8 | Lock bit program | 7716 | Address (middle) | Address (high) | D016 |  |  |  | Not acceptable |
| 9 | Lock bit enable | $7 \mathrm{~A}_{16}$ |  |  |  |  |  |  | Not acceptable |
| 10 | Lock bit disable | 7516 |  |  |  |  |  |  | Not acceptable |
| 11 | ID check function | F516 | Address (low) | Address (middle) | Address (high) | ID size | ID1 | To ID7 | Acceptable |
| 12 | Download function | $\mathrm{FA}_{16}$ | Size (low) | $\begin{aligned} & \text { Size } \\ & \text { (high) } \end{aligned}$ | Check- sum | Data input | To required number of times |  | Not acceptable |
| 13 | Version data output function | $\mathrm{FB}_{16}$ | Version data output | Version data output | Version data output | Version data output | Version data output | Version data output to 9th byte | Acceptable |
| 14 | Boot ROM area output function | $\mathrm{FC}_{16}$ | Address (middle) | Address (high) | Data output | Data output | Data output | Data output to 259th byte | Not acceptable |
| 15 | Read check data | FD 16 | Check data (low) | Check data (high) |  |  |  |  | Not acceptable |
| 16 | Baud rate 9600 | B016 | B016 |  |  |  |  |  | Acceptable |
| 17 | Baud rate 19200 | B116 | B116 |  |  |  |  |  | Acceptable |
| 18 | Baud rate 38400 | B216 | B2 $1_{6}$ |  |  |  |  |  | Acceptable |
| 19 | Baud rate 57600 | B316 | B316 |  |  |  |  |  | Acceptable |

Note 1:Shading indicates transfer from flash memory microcomputer to peripheral unit. All other data is transferred from the peripheral unit to the flash memory microcomputer.
Note 2:SRD refers to status register data. SRD1 refers to status register 1 data.
Note 3 : All commands can be accepted when the flash memory is totally blank.

## Page Read Command

This command reads the specified page (256 bytes) in the flash memory sequentially one byte at a time. Execute the page read command as explained here following.
(1) Transfer the "FF16" command code with the 1st byte.
(2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
(3) From the 4th byte onward, data (D0-D7) for the page ( 256 bytes) specified with addresses A8 to A23 will be output sequentially from the smallest address first.


Figure 1.29.23. Timing for page read

## Read Status Register Command

This command reads status information. When the "7016" command code is sent with the 1 st byte, the contents of the status register (SRD) specified with the 2nd byte and the contents of status register 1 (SRD1) specified with the 3rd byte are read.


Figure 1.29.24. Timing for reading the status register

## Clear Status Register Command

This command clears the bits (SR3-SR5) which are set when the status register operation ends in error. When the " 5016 " command code is sent with the 1 st byte, the aforementioned bits are cleared.


Figure 1.29.25. Timing for clearing the status register

## Page Program Command

This command writes the specified page ( 256 bytes) in the flash memory sequentially one byte at a time. Execute the page program command as explained here following.
(1) Transfer the " 4116 " command code with the 1 st byte.
(2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
(3) From the 4th byte onward, as write data (D0-D7) for the page ( 256 bytes) specified with addresses A8 to A23 is input sequentially from the smallest address first, that page is automatically written.

The result of the page program can be known by reading the status register. For more information, see the section on the status register.
Each block can be write-protected with the lock bit. For more information, see the section on the data protection function. Additional writing is not allowed with already programmed pages.


Figure 1.29.26. Timing for the page program

## Block Erase Command

This command erases the data in the specified block. Execute the block erase command as explained here following.
(1) Transfer the " 2016 " command code with the 1st byte.
(2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
(3) Transfer the verify command code "D016" with the 4th byte. With the verify command code, the erase operation will start for the specified block in the flash memory. Write the highest address of the specified block for addresses A8 to A23.

After block erase ends, the result of the block erase operation can be known by reading the status register. For more information, see the section on the status register.
Each block can be erase-protected with the lock bit. For more information, see the section on the data protection function.


Figure 1.29.7. Timing for block erasing

## Erase All Unlocked Blocks Command

This command erases the content of all blocks. Execute the erase all unlocked blocks command as explained here following.
(1) Transfer the "A716" command code with the 1st byte.
(2) Transfer the verify command code "D016" with the 2nd byte. With the verify command code, the erase operation will start and continue for all blocks in the flash memory.
The result of the erase operation can be known by reading the status register. Each block can be eraseprotected with the lock bit. For more information, see the section on the data protection function.


Figure 1.29.28. Timing for erasing all unlocked blocks

## Lock Bit Program Command

This command writes " 0 " (lock) for the lock bit of the specified block. Execute the lock bit program command as explained here following.
(1) Transfer the " 7716 " command code with the 1 st byte.
(2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
(3) Transfer the verify command code "D016" with the 4th byte. With the verify command code, " 0 " is written for the lock bit of the specified block. Write the highest address of the specified block for addresses A8 to A23.
Lock bit status can be read with the read lock bit status command. For information on the lock bit function, reset procedure and so on, see the section on the data protection function.


Figure 1.29.29. Timing for the lock bit program

## Read Lock Bit Status Command

This command reads the lock bit status of the specified block. Execute the read lock bit status command as explained here following.
(1) Transfer the " 7116 " command code with the 1st byte.
(2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
(3) The lock bit data of the specified block is output with the 4 th byte. The lock bit data is the 6 th bit(D6) of the output data. Write the highest address of the specified block for addresses A8 to A23.


Figure 1.29.30. Timing for reading lock bit status

## Lock Bit Enable Command

This command enables the lock bit in blocks whose bit was disabled with the lock bit disable command. The command code "7A16" is sent with the 1 st byte of the serial transmission. This command only enables the lock bit function; it does not set the lock bit itself.


Figure 1.29.31. Timing for enabling the lock bit

## Lock Bit Disable Command

This command disables the lock bit. The command code " 7516 " is sent with the 1 st byte of the serial transmission. This command only disables the lock bit function; it does not set the lock bit itself. However, if an erase command is executed after executing the lock bit disable command, " 0 " (locked) lock bit data is set to " 1 " (unlocked) after the erase operation ends. In any case, after the reset is cancelled, the lock bit is enabled.


Figure 1.29.32. Timing for disabling the lock bit

## Download Command

This command downloads a program to the RAM for execution. Execute the download command as explained here following.
(1) Transfer the "FA16" command code with the 1st byte.
(2) Transfer the program size with the 2nd and 3rd bytes.
(3) Transfer the check sum with the 4th byte. The check sum is added to all data sent with the 5 th byte onward.
(4) The program to execute is sent with the 5th byte onward.

When all data has been transmitted, if the check sum matches, the downloaded program is executed. The size of the program will vary according to the internal RAM.


Figure 1.29.33. Timing for download

## Version Information Output Command

This command outputs the version information of the control program stored in the boot area. Execute the version information output command as explained here following.
(1) Transfer the "FB16" command code with the 1st byte.
(2) The version information will be output from the 2 nd byte onward. This data is composed of 8 ASCII code characters.


Figure 1.29.34. Timing for version information output

## Boot ROM Area Output Command

This command outputs the control program stored in the boot ROM area in one page blocks (256 bytes). Execute the boot ROM area output command as explained here following.
(1) Transfer the "FC16" command code with the 1st byte.
(2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
(3) From the 4th byte onward, data (D0-D7) for the page ( 256 bytes) specified with addresses A8 to A23 will be output sequentially from the smallest address first.


Figure 1.29.35. Timing for boot ROM area output

## ID Check

This command checks the ID code. Execute the boot ID check command as explained here following.
(1) Transfer the "F516" command code with the 1st byte.
(2) Transfer addresses A0 to A7, A8 to A15 and A16 to A23 of the 1st byte of the ID code with the 2nd, 3rd and 4th bytes respectively.
(3) Transfer the number of data sets of the ID code with the 5th byte.
(4) The ID code is sent with the 6th byte onward, starting with the 1st byte of the code.


Figure 1.29.36. Timing for the ID check

## ID Code

When the flash memory is not blank, the ID code sent from the peripheral units and the ID code written in the flash memory are compared to see if they match. If the codes do not match, the command sent from the peripheral units is not accepted. An ID code contains 8 bits of data. Area is, from the 1st byte, addresses 0FFFDF16, 0FFFE316, 0FFFEB16, OFFFEF16, OFFFF316, 0FFFF716 and 0FFFFB16. Write a program into the flash memory, which already has the ID code set for these addresses.


Figure 1.29.37. ID code storage addresses

## Read Check Data

This command reads the check data that confirms that the write data, which was sent with the page program command, was successfully received.
(1) Transfer the "FD16" command code with the 1st byte.
(2) The check data (low) is received with the 2nd byte and the check data (high) with the 3rd.

To use this read check data command, first execute the command and then initialize the check data. Next, execute the page program command the required number of times. After that, when the read check command is executed again, the check data for all of the read data that was sent with the page program command during this time is read. The check data is the result of CRC operation of write data.


Figure 1.29.38. Timing for the read check data

## Baud Rate 9600

This command changes baud rate to 9,600 bps. Execute it as follows.
(1) Transfer the "B016" command code with the 1st byte.
(2) After the "B016" check code is output with the 2nd byte, change the baud rate to 9,600 bps.


Figure 1.29.39. Timing of baud rate 9600

## Baud Rate 19200

This command changes baud rate to 19,200 bps. Execute it as follows.
(1) Transfer the "B116" command code with the 1st byte.
(2) After the "B116" check code is output with the 2nd byte, change the baud rate to 19,200 bps.


Figure 1.29.40. Timing of baud rate 19200

## Baud Rate 38400

This command changes baud rate to 38,400 bps. Execute it as follows.
(1) Transfer the "B216" command code with the 1st byte.
(2) After the "B216" check code is output with the 2nd byte, change the baud rate to $38,400 \mathrm{bps}$.


Figure 1.29.41. Timing of baud rate 38400

## Baud Rate 57600

This command changes baud rate to 57,600 bps. Execute it as follows.
(1) Transfer the "B316" command code with the 1st byte.
(2) After the "B316" check code is output with the 2 nd byte, change the baud rate to $57,600 \mathrm{bps}$.


Figure 1.29.42. Timing of baud rate 57600

## Example Circuit Application for The Standard Serial I/O Mode 2

The below figure shows a circuit application for the standard serial I/O mode 2.


Figure 1.29.43. Example circuit application for the standard serial I/O mode 2

Differences between M16C/62A and M16C/62

| Item | M16C/62A | M16C/62 |
| :--- | :--- | :--- |
| Memory area | 1 Mbyte fixed | Memory expansion <br> 1.2 Mbytes mode <br> 4 Mbytes mode |
| Serial I/O | No CTS/RTS separate function | CTS/RTS separate function |
| IIC bus mode | Analog or digital delay is selected as <br> SDA delay | Only analog delay is selected as <br> SDA delay |
| EPROM / one time <br> PROM version | None | Have |
| Flash memory version | Standard serial I/O mode (clock <br> asynchronized ) is supported | Clock synchronized only |

## Differences in SFR between M16C/62A and M16C/62

| Address | Register name | M16C/62A | M16C/62 |
| :--- | :--- | :--- | :--- |
| 000516 | Processor mode register 1 (PM1) | b5,b4 Reserved bits | b5,b4Memory area <br> expansion bits |
| 000 B 16 | Data bank register (DBR) | Reserved register | Have |
| $03 \mathrm{B016}$ | UART transmit/receive register 2 <br> (UCON) | b6 Reserved bit | b6 CTS/RTS separation bit |
| 037516 | UART2 special mode register 3 <br> (U2SMR3) | Have | None |
| 037716 | UART2 special mode register <br> (U2SMR) | b7 SDA digital delay select | b7 Reserved bit |

Revision History

| Version | Contents for change | Revision date |
| :---: | :---: | :---: |
| REV.A1 | Page 145 Note 2 <br> - Before data can be written to the SI/Oi transmit/receive register (addresses 036016, 036416), the CLKi pin input must be in the low state. Also, before rewriting the SI/Oi Control Register (addresses 036216, 036616)'s bit 7 (Souti initial value set bit), make sure the CLKi pin input is held low. ---> • Before data can be written to the SI/Oi transmit/receive register (addresses 036016, 036416), the CLKi pin input must be in the high state. Also, before rewriting the SI/Oi Control Register (addresses 036216, 036616)'s bit 7 (SOUTi initial value set bit), make sure the CLKi pin input is held high. | 99.12.21 |
| REV. A2 | Page 43, Figure 1.10.6 <br> Note: Writing a value to an address after " 1 " is written to this bit returns the bit to " 0 " . Other bits do not automatically return to " 0 " and they must therefore be reset by the program. <br> Page 144, Figure 1.16.32, bit 5 of the SI/Oi control register ( $\mathrm{i}=3,4$ ) <br> Transfer direction lect bit --->Transfer direction select bit <br> Page 144, Figure 1.16.32, Note 2 <br> When using the port as an input/output port by setting the SI/Oi port select bit ( $\mathrm{i}=$ $3,4)$ to "1", be sure to set the sync clock select bit to " 1 ". <br> ---> <br> When using the port as an input/output port by setting the SI/Oi port select bit ( $\mathrm{i}=$ 3,4 ) to " 0 ", be sure to set the sync clock select bit to " 1 ". | 00.7.3 |
|  | Page 115, 139, Bit 3 of the UART2 special mode register 2 (bit symbol) ASL --> ALS | 00.7.10 |
| REV. B | Page 2 Note is added in Figure 1.1.1. <br> Page 3 Note is added in Figure 1.1.2. <br> Page 10 Explanation of "Memory" is partly revised. <br> Page 10 Figure 1.3.1 is partly revised. <br> Page 22 Figure 1.7.1 is partly revised. <br> Page 23 Figure 1.7.2 is partly revised. <br> Page 23 "Internal Reserved Area Expansion Bit (PM13)" is added. <br> Page 24 Figure 1.7 .3 is partly revised. <br> Page 25 Explanation of "(3) Selecting separate/multiplex bus" is partly revised. <br> Page 28 Explanation of "(2) Chip select signal" is partly added. <br> Page 29 Figure 1.9.2 is added. <br> Page 37 Explanation of "(2) Sub-clock" is partly revised. <br> Page 38 Figure 1.10.4 is partly revised. <br> Page 39 Explanation of "Stop Mode" is partly revised. <br> Page 39 Table 1.10.2 is partly revised. <br> Page 40 Explanation of "Wait Mode" is partly revised. <br> Page 40 Table 1.10.3 is partly revised. <br> Page 42 Explanation of "Power Control" is partly revised. <br> Page 62 Explanation of "Address Match Interrupt" is partly revised. | 01.3.27 |
| Revision history | vision history $\quad$ M16C/62A Group data sheet |  |


| Version | Contents for change | Revision date |
| :---: | :---: | :---: |
| REV. B | Page 63 Explanation of "Precautions for Interrupts" is partly revised. <br> Page 64 Note is added in Figure 1.11.13. <br> Page 65 Explanation of "Watchdog Timer" is partly revised. <br> Page 73 Table 1.13 .5 is partly revised. <br> Page 75 Explanation of "DMA request bit" is partly revised. <br> Page 80 Figure 1.14.5 is partly revised. <br> Page 84 Table 1.14.3 is partly revised. <br> Page 93 Table 1.14 .8 is partly revised. <br> Page 93 Figure 1.14.19 is partly revised. <br> Page 95 Figure 1.15 .1 is partly revised. <br> Page 96 Figure 1.15.2 is partly revised. <br> Page 97 Figure 1.15.3 is partly revised. <br> Page 98-99 Explanation of "Three-phase motor driving waveform output mode" is partly revised. <br> Page 98 Figure 1.15 .4 is partly revised. <br> Page 100 Figure 1.15 .5 is partly revised. <br> Page 101 Explanation of "Triangular wave modulation" is partly revised. <br> Page 103 Figure 1.15 .7 is partly revised. <br> Page 104 Explanation of "Satooth modulation" is partly revised. <br> Page 106 Figure 1.15 .9 is partly revised. <br> Page 111 Figure 1.16.4 is partly revised. <br> Page 114 Figure 1.16 .7 is partly revised. <br> Page 115 Figure 1.16 .8 is partly revised. <br> Page 116 Figure 1.16.9 is partly revised. <br> Page 123 Explanation of "(d) Bus collision detection function (UART2)" is partly revised. <br> Page 134 Explanation of "(a) Function for outputting a parity error signal" is revised. <br> Page 136 Figure 1.16.26 is partly revised. <br> Page 141 Table 1.16.12 is partly revised. <br> Page 145 Figure 1.16.32 is partly revised. <br> Page 146 Table 1.16.13 is partly revised. <br> Page 148 Note 2 in Table 1.17.1 is partly revised. <br> Page 153 Table 1.17.3 is partly revised. <br> Page 157 Explanation of "(a) Sample and hold" is partly revised. <br> Page 162 Explanation of "Programmable I/O Ports" is partly revised. <br> Page 167 Note 2 is added in Figure 1.20.6. <br> Page 168 Note 2 is added in Figure 1.20.7. <br> Page 169 Figure 1.20 .8 is partly revised. <br> Page 171 Table 1.20.1 and Table 1.20.2 are partly revised. <br> "Usage Precaution" is excluded (which have described on pages 171-174 of Rev. A2). <br> Page 172 Explanation of "Items to be submitted when ordering masked ROM version" is revised. <br> Page 173-199 All symbols of Ta are revised to Topr. <br> Page 188 Table 1.23.23 is partly revised. <br> Page 216 Table 1.25.1 is partly revised. <br> Page 219 Explanation of "Outline Performance (CPU Rewrite Mode)" is partly revised. | 01.3.27 |
|  | ision history |  |


| Version | Contents for change | Revision date |
| :---: | :---: | :---: |
| REV. B | Page 220 Figure 1.26.1 is partly revised. <br> Page 221 Figure 1.26.2 is partly revised. <br> Page 222 Explanation of "(1) Operation speed" is partly revised. <br> Page 222 Explanation of "(3) Interrupts inhibited against use" is revised. <br> Page 222 Explanation of "(6) Access disable" is partly revised. <br> Page 222 Explanation of "(7) How to access" is partly revised. <br> Page 223 "(8) Writing in the user ROM area" and "(9) Using the lock bit" are added. <br> Page 226 Figure 1.26.5 is partly revised. <br> Page 230 Explanation of "Program status (SR4)" is partly revised. <br> Page 232 Explanation of "ROM code protect function" is partly revised. <br> Page 234 Explanation of "Parallel I/O Mode" is partly revised. <br> Page 239 Explanation of "Overview of standard serial I/O mode 1 (clock synchronized)" is partly revised. <br> Page 241 Explanation of "Page Read Command" is partly revised. <br> Page 243 Explanation of "Block Erase Command" is partly revised. <br> Page 245 Figure 1.29.10 and explanation of "Read Lock Bit Status Command" are partly revised. <br> Page 247 Explanation of "Boot ROM area Output Command" is partly revised. <br> Page 250 Explanation of "Data Protection (Block Lock)" is partly revised. <br> Page 251 Explanation of "Block Status After Program (SR3)" is partly revised. <br> Page 252 Table 1.29.3 is partly revised. <br> Page 258 Explanation of "Page Read Command" is partly revised. <br> Page 259 Explanation of "Clear Status Register Command" is partly revised. <br> Page 259 Explanation of "Page Program Command" is partly revised. <br> Page 260 Explanation of "Block Erase Command" is partly revised. <br> Page 261 Explanation of "Erase All Unlocked Blocks Command" is partly revised. <br> Page 261 Explanation of "Lock Bit Program Command" is partly revised. <br> Page 262 Figure 1.29.30 and explanation of "Read Lock Bit Status Command" is partly revised. <br> Page 264 Explanation of "Boot ROM Area Output Command" is partly revised. <br> Page 269 Table of "Differences in SFR between M16C/62A and M16C/62" is added. | 01.3.27 |
|  | Page 21 Explanation of "Processor Mode" is partly revised. Page 65 Explanation of "Watchdog Timer" is partly revised. Page 158 Explanation of "D-A Converter" is partly revised. | 01.4.6 |
|  | Page 83 Figure 1.14.8 is partly revised. Page 176 Table 1.23.6 is partly revised. | 01.4.23 |
| REV. B1 | Page 65 Explanation of "Watchdog Timer" is partly added. | 01.5.10 |
| Revision history | vision history $\quad$ M16C/62A Group data sheet |  |

## Keep safety first in your circuit designs!

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.


## Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http:// www.mitsubishichips.com).
- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semicon ductor product distributor for further details on these materials or the products con tained therein.


## MITSUBISHI SEMICONDUCTORS <br> M16C/62A Group Data Sheet REV.B1

May. First Edition 2001

Editioned by
Committee of editing of Mitsubishi Semiconductor

Published by
Mitsubishi Electric Corp., Kitaitami Works

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.
©2001 MITSUBISHI ELECTRIC CORPORATION


[^0]:    Note: When using the $\overline{\mathrm{RDY}}$ signal, always set to " 0 ".

[^1]:    $\sqrt{ }$ : Communications possible

    - : Communications not possible

