



Sample &

Buy







#### SN54LV74A, SN74LV74A

SCLS381M-AUGUST 1997-REVISED MARCH 2015

# SNx4LV74A Dual Positive-Edge-Triggered D-Type Flip-Flops

### 1 Features

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Maximum t<sub>pd</sub> of 8.5 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V,  $T_A = 25^{\circ}C$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) > 2.3 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> =  $25^{\circ}$ C
- Support Mixed-Mode Voltage Operation on All Ports
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-up Performance Exceeds 250 mA
   Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 500-V Charged-Device Model (C101)

## 2 Applications

- Programmable Logic Controller (PLC)
- DCS and PAC: Analog Input Module
- AV Receiver
- Server PSU
- STB, DVR, and Streaming Media (Withdraw)
- Server Motherboard


### 3 Description


These dual positive-edge-triggered D-type flip-flops are designed for 2-V to 5.5-V  $V_{CC}$  operation.

#### Device Information<sup>(1)</sup>

-		•
PART NUMBER	PACKAGE	BODY SIZE (NOM)
	VQFN (14)	3.50 mm × 3.50 mm
	SOIC (14)	8.65 mm × 3.91 mm
SN74LV74A	SOP (14)	10.30 mm × 5.30 mm
	SSOP (14)	6.20 mm × 5.30 mm
	TSSOP (14)	5.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.







1

### **Table of Contents**

1	Feat	ures 1
2	Арр	lications1
3	Desc	cription 1
4	Revi	sion History 2
5	Pin (	Configuration and Functions 3
6	Spee	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 5
	6.4	Electrical Characteristics5
	6.5	Switching Characteristics: $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V} \dots 6$
	6.6	Switching Characteristics: V <sub>CC</sub> = 3.3 V $\pm$ 0.3 V 6
	6.7	Switching Characteristics: $V_{CC} = 5 V \pm 0.5 V$ 6
	6.8	Timing Requirements: $V_{CC}$ = 2.5 V ± 0.2 V 6
	6.9	Timing Requirements: $V_{CC}$ = 3.3 V ± 0.3 V7
	6.10	Timing Requirements: $V_{CC} = 5 V \pm 0.5 V$
	6.11	Noise Characteristics 7
	6.12	Operating Characteristics7
	6.13	Typical Characteristics 8

7	Para	meter Measurement Information	9
8	Deta	iled Description	10
	8.1	Overview	10
	8.2	Functional Block Diagram	10
	8.3	Feature Description	10
	8.4	Device Functional Modes	11
9	Appl	ication and Implementation	12
	9.1	Application Information	12
	9.2	Typical Application	
10	Pow	er Supply Recommendations	14
11	Layo	out	14
	11.1	Layout Guidelines	14
	11.2	Layout Example	14
12	Devi	ice and Documentation Support	15
	12.1	Documentation Support	15
	12.2	Trademarks	15
	12.3	Electrostatic Discharge Caution	15
	12.4	Glossary	15
13	Mec	hanical, Packaging, and Orderable	
		mation	15

### **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision L (April 2005) to Revision M

Page


Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device Removed Ordering Information table. ..... 1

### EXAS **ISTRUMENTS**

www.ti.com



## 5 Pin Configuration and Functions



#### **Pin Functions**

PIN		1/0	DESCRIPTION
NO.	NAME	I/O	DESCRIPTION
1	1CLR	I	1 clear
2	1D	I	1D input
3	1CLK	I	1 clock
4	1PRE	I	1 preset
5	1Q	0	1Q output
6	1Q	0	1Q output
7	GND	-	GND
8	2 <u>Q</u>	0	2Q output
9	2Q	0	2Q output
10	2PRE	I	2 preset
11	2CLK	I	2 clock
12	2D	I	2D input
13	2 <del>CLR</del>	I	2 clear
14	Vcc	_	Supply voltage input

### 6 Specifications

### 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
VI	Input voltage <sup>(2)</sup>		-0.5	7	V
Vo	Voltage applied to any output in the hig	h-impedance or power-off state <sup>(2)</sup>	-0.5	7	V
Vo	Output voltage <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
lo	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±25	mA
	Continuous current through V <sub>CC</sub> or GN			±50	mA
		D package <sup>(4)</sup>		86	
		DB package <sup>(4)</sup>		96	
0	De she ve the much immediate	DGV package <sup>(4)</sup>		127	
$\theta_{JA}$	Package thermal impedance	NS package <sup>(4)</sup>		76	°C/W
		PW package <sup>(4)</sup>		113	
		RGY package <sup>(5)</sup>		47	
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 5.5 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

(5) The package thermal impedance is calculated in accordance with JESD 51-5.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			SN54LV	74A <sup>(2)</sup>	SN74L	.V74A	
			MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	2	5.5	V
		$V_{CC} = 2 V$	1.5				
		$V_{CC}$ = 2.3 V to 2.7 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V
VIH	High-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		v
		$V_{CC}$ = 4.5 V to 5.5 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
		$V_{CC} = 2 V$		0.5		0.5	
V		$V_{CC}$ = 2.3 V to 2.7 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
VIL	Low-level input voltage	$V_{CC} = 3 V$ to 3.6 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	v
		$V_{CC}$ = 4.5 V to 5.5 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	
VI	Input voltage		0	5.5	0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
		$V_{CC} = 2 V$		-50		-50	μA
	High lovel output ourrent	$V_{CC}$ = 2.3 V to 2.7 V		-2		-2	
I <sub>OH</sub>	High-level output current	$V_{CC}$ = 3 V to 3.6 V		-6		-6	mA
		$V_{CC}$ = 4.5 V to 5.5 V		-12		-12	
		$V_{CC} = 2 V$		50		50	μA
	Low lovel output ourrent	$V_{CC}$ = 2.3 V to 2.7 V		2		2	
I <sub>OL</sub>	Low-level output current	$V_{CC}$ = 3 V to 3.6 V		6		6	mA
		$V_{CC}$ = 4.5 V to 5.5 V		12		12	
		$V_{CC}$ = 2.3 V to 2.7 V		200		200	
Δt/Δv	Input transition rise or fall rate	$V_{CC}$ = 3 V to 3.6 V		100		100	ns/V
		$V_{CC}$ = 4.5 V to 5.5 V		20		20	
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	125	°C

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.

(2) Product Preview

### 6.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	SN54	LV74A <sup>(1)</sup>			4LV74 <i>4</i> C to 85°			N74LV74A °C to 125°		UNIT
			MIN	TYP	мах	MIN	ТҮР	MAX	MIN	TYP	MAX	
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> 0.1			V <sub>CC</sub> –0. 1			V <sub>CC</sub> -0.1			
V <sub>OH</sub>	I <sub>OH</sub> = -2 mA	2.3 V	2			2			2			V
	I <sub>OH</sub> = -6 mA	3 V	2.48			2.48			2.48			
	I <sub>OH</sub> = -12 mA	4.5 V	3.8			3.8			3.8			
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V			0.1			0.1			0.1	
N	$I_{OL} = 2 \text{ mA}$	2.3 V			0.4			0.4			0.4	V
V <sub>OL</sub>	$I_{OL} = 6 \text{ mA}$	3 V			0.44			0.44			0.44	v
	I <sub>OL</sub> = 12 mA	4.5 V			0.55			0.55			0.55	
I <sub>I</sub>	$V_1 = 5.5 V \text{ or GND}$	0 to 5.5 V			±1			±1			±1	μA
Icc	$V_I = V_{CC} \text{ or } GND,  I_O = 0$	5.5 V			20			20			20	μA
I <sub>off</sub>	$V_1 \text{ or } V_0 = 5.5 \text{ V}$	0			5			5			5	μA
<u> </u>	V = V or CND	3.3 V		2			2			2		'n
Ci	$V_{I} = V_{CC}$ or GND	5 V		2			2			2		pF

(1) Product Preview

#### SN54LV74A, SN74LV74A

SCLS381M-AUGUST 1997-REVISED MARCH 2015

www.ti.com

### 6.5 Switching Characteristics: $V_{cc}$ = 2.5 V ± 0.2 V

over recommended operating free-air temperature range,  $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE		T <sub>A</sub> = 25°C	;	SN54LV	74A <sup>(1)</sup>	SN74L –40°C t		SN74L\ –40°C to		UNIT
	(INPOT)	(001F01)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
£			C <sub>L</sub> = 15 pF	50 <sup>(2)</sup>	100 <sup>(2)</sup>		40 <sup>(2)</sup>		40		40		MHz
t <sub>max</sub>			C <sub>L</sub> = 50 pF	30	70		25		25		25		IVITIZ
	PRE or CLR	Q or Q	0 15 55		9.8 <sup>(2)</sup>	14.8 <sup>(2)</sup>	1 <sup>(2)</sup>	17 <sup>(2)</sup>	1	17	1	18	
t <sub>pd</sub>	CLK	QorQ	C <sub>L</sub> = 15 pF		11.1 <sup>(2)</sup>	16.4 <sup>(2)</sup>	1 <sup>(2)</sup>	19 <sup>(2)</sup>	1	19	1	20	ns
	PRE or CLR	Q or $\overline{Q}$			13	17.4	1	20	1	20	1	21	
t <sub>pd</sub>	CLK	Q OF Q	C <sub>L</sub> = 50 pF		14.2	20	1	23	1	23	1	24	ns

(1) Product Preview

(2) On products compliant to MIL-PRF-38535, this parameter is not production tested.

### 6.6 Switching Characteristics: $V_{cc} = 3.3 V \pm 0.3 V$

over recommended operating free-air temperature range,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	•	T <sub>A</sub> = 25°(	с	SN54L	.V74A <sup>(1)</sup>	SN74L\ -40°C to		SN74L -40°C to		UNIT
	(INPUT)	(001901)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
4			C <sub>L</sub> = 15 pF	80 <sup>(2)</sup>	140 <sup>(2)</sup>		70 <sup>(2)</sup>		70		70		MHz
Imax			C <sub>L</sub> = 50 pF	50	90		45		45		45		IVITIZ
	PRE or CLR	Q or Q	0 15 55		6.9 <sup>(2)</sup>	12.3 <sup>(2)</sup>	1 <sup>(2)</sup>	14.5 <sup>(2)</sup>	1	14.5	1	15.5	
t <sub>pd</sub>	CLK	QOIQ	C <sub>L</sub> = 15 pF		7.9 <sup>(2)</sup>	11.9 <sup>(2)</sup>	1 <sup>(2)</sup>	14 <sup>(2)</sup>	1	14	1	15	ns
	PRE or CLR	Q or Q			9.2	15.8	1	18	1	18	1	19	20
t <sub>pd</sub>	CLK		C <sub>L</sub> = 50 pF		10.2	15.4	1	17.5	1	17.5	1	18.5	ns

(1) Product Preview

(2) On products compliant to MIL-PRF-38535, this parameter is not production tested.

### 6.7 Switching Characteristics: $V_{cc} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range,  $V_{CC} = 5 V \pm 0.5 V$  (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO	LOAD CAPACITANCE	Т	<sub>A</sub> = 25°C	;	SN54LV	74A <sup>(1)</sup>	SN74L –40°C t		SN74L\ -40°C to		UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
4			C <sub>L</sub> = 15 pF	130 <sup>(2)</sup>	180 <sup>(2)</sup>		110 <sup>(2)</sup>		110		110		MHz
f <sub>max</sub>			C <sub>L</sub> = 50 pF	90	140		75		75		75		IVITIZ
	PRE or CLR	Q or Q	0 15 5		5 <sup>(2)</sup>	7.7 <sup>(2)</sup>	1 <sup>(2)</sup>	9 <sup>(2)</sup>	1	9	1	10	
t <sub>pd</sub>	CLK	QUIQ	C <sub>L</sub> = 15 pF		5.6 <sup>(2)</sup>	7.3 <sup>(2)</sup>	1 <sup>(2)</sup>	8.5 <sup>(2)</sup>	1	8.5	1	9.5	ns
	PRE or CLR	Q or Q	0 50 55		6.6	9.7	1	11	1	11	1	12	
t <sub>pd</sub>	CLK	QUIQ	C <sub>L</sub> = 50 pF		7.2	9.3	1	10.5	1	10.5	1	11.5	ns

(1) Product Preview

(2) On products compliant to MIL-PRF-38535, this parameter is not production tested.

## 6.8 Timing Requirements: $V_{cc} = 2.5 V \pm 0.2 V$

over recommended operating free-air temperature range,  $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (unless otherwise noted) (see Figure 3)

			T <sub>A</sub> = 25°C		SN54LV74A <sup>(1)</sup>		SN74L –40°C to		SN74LV74A 40°C to 125°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Pulse duration	PRE or CLR low	8		9		9		9		5
<sup>L</sup> W		CLK	8		9		9		9		ns
	Setup time before CLK↑	Data	8		9		9		9		5
ι <sub>su</sub>		PRE or CLR inactive	7		7		7		7		ns
t <sub>h</sub>	t <sub>h</sub> Hold time, data after CLK↑		0.5		0.5		0.5		0.5		ns

(1) Product Preview

6 Submit Documentation Feedback



### 6.9 Timing Requirements: $V_{cc}$ = 3.3 V ± 0.3 V

over recommended operating free-air temperature range, V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 3)

			T <sub>A</sub> = 2	5°C	SN54LV	74A <sup>(1)</sup>	SN74L\ -40°C to		SN74LV7 -40°C to 12		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t., Pulse duration	PRE or CLR low	6		7		7		7		20	
۱w		CLK	6		7		7		7		ns
	Cotup time before CLI/A	Data	6		7		7		7		
t <sub>su</sub>	Setup time before CLK↑	PRE or CLR inactive	5		5		5		5		ns
t <sub>h</sub>	Hold time, data after CLK↑		0.5		0.5		0.5		0.5		ns

(1) Product Preview

### 6.10 Timing Requirements: $V_{cc} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range,  $V_{CC} = 5 V \pm 0.5 V$  (unless otherwise noted) (see Figure 3)

				5°C	SN54LV	74A <sup>(1)</sup>	SN74L –40°C to		SN74LV74 40°C to 12		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	t Dulas duration	PRE or CLR low	5		5		5		5		
۱w	Pulse duration	CLK	5		5		5		5		ns
	Cature time bafare CLI/A	Data	5		5		5		5		
τ <sub>su</sub>	Setup time before CLK↑	PRE or CLR inactive	3		3		3		3		ns
t <sub>h</sub>	Hold time, data after CLK↑	· ·	0.5		0.5		0.5		0.5		ns

(1) Product Preview

### 6.11 Noise Characteristics<sup>(1)</sup>

 $V_{CC}=3.3~V,~C_L=50~pF,~T_A=25^\circ C$ 

	PARAMETER	SN	UNIT		
	PARAMEIER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.1	0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		0	-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		3.2		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V

(1) Characteristics are for surface-mount packages only.

#### 6.12 **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	TYP	UNIT
	Device discipation accesitence		3.3 V	21	- <b>F</b>
C	P <sub>pd</sub> Power dissipation capacitance	$C_L = 50 \text{ pF}$ f = 10 MHz	5 V	23	pF

### SN54LV74A, SN74LV74A

0

-100

-50

SCLS381M-AUGUST 1997-REVISED MARCH 2015

0 50 Temperature


Figure 1. TPD vs. Temperature at 3.3 V

50

100

150

D001



0

0

1

2

3 VCC

Figure 2. TPD vs. VCC at 25°C

4

5

6

D002




8

www.ti.com



### 7 Parameter Measurement Information



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
  - D. The outputs are measured one at a time, with one input transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.

#### Figure 3. Load Circuit and Voltage Waveforms


### 8 Detailed Description

#### 8.1 Overview

These dual positive-edge-triggered D-type flip-flops are designed for 2-V to 5.5-V V<sub>CC</sub> operation.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. The state of the output upon power-up is not known until the first valid clock edge has occurred while  $V_{CC}$  is within *Recommended Operating Conditions*.

These devices are fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.



#### 8.2 Functional Block Diagram

Figure 4. Logic Diagram, Each Flip-Flop (Positive Logic)

#### 8.3 Feature Description

The device's wide operating range allows it to be used in a variety of systems that use different logic levels. The low propagation delay allows fast switching and higher speeds of operation. In addition, the low ground bounce stabilizes the performance of non-switching outputs while another output is switching.



### 8.4 Device Functional Modes

	I	OUT	PUTS		
PRE	CLR	CLK	D	Q	Q
L	Н	Х	Х	Н	L
Н	L	Х	Х	L	Н
L	L	Х	Х	H <sup>(1)</sup>	H <sup>(1)</sup>
Н	Н	Ť	Н	н	L
Н	Н	Ť	L	L	Н
Н	н	L	Х	$Q_0$	$\overline{Q}_0$

### Table 1. Function Table

(1) This configuration is nonstable; that is, it does not persist when  $\overline{\text{PRE}}$  or  $\overline{\text{CLR}}$  returns to its inactive (high) level.



### 9 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The SN74LV74A is a Low drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs can accept voltages to 5.5 V at any valid  $V_{CC}$  making it Ideal for down translation.

#### 9.2 Typical Application





#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so consider routing and load conditions to prevent ringing.



### **Typical Application (continued)**

### 9.2.2 Detailed Design Procedure

- Recommended input conditions:
  - Specified High and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in *Recommended Operating Conditions*.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{CC}$ .
- Recommended output conditions:
  - Load currents should not exceed 25 mA per output and 50 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.

#### 9.2.3 Application Curves




Figure 6. Switching Characteristics Comparison

### **10** Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*.

Each V<sub>CC</sub> terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- $\mu$ F capacitor and if there are multiple V<sub>CC</sub> terminals then TI recommends a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close as possible to the power terminal for best results.

### 11 Layout

#### 11.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$  whichever make more sense or is more convenient. Floating outputs is generally acceptable, unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the I.O's so they also cannot float when disabled.

#### 11.2 Layout Example



Figure 7. Layout Recommendation



### **12 Device and Documentation Support**

#### **12.1** Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following: Implications of Slow or Floating CMOS Inputs, SCBA004

#### 12.2 Trademarks

All trademarks are the property of their respective owners.

#### 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



5-Mar-2015

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)				-	(2)	(6)	(3)		(4/5)	
SN74LV74AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV74A	Samples
SN74LV74ADBLE	OBSOLETE	SSOP	DB	14		TBD	Call TI	Call TI	-40 to 85		
SN74LV74ADBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV74A	Samples
SN74LV74ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV74A	Samples
SN74LV74ADGVR	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV74A	Samples
SN74LV74ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV74A	Samples
SN74LV74ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV74A	Samples
SN74LV74ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV74A	Samples
SN74LV74APW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV74A	Samples
SN74LV74APWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV74A	Samples
SN74LV74APWLE	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 85		
SN74LV74APWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	LV74A	Samples
SN74LV74APWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV74A	Samples
SN74LV74APWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV74A	Samples
SN74LV74APWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV74A	Samples
SN74LV74ARGYR	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV74A	Samples
SN74LV74ARGYRG4	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV74A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:



5-Mar-2015

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(<sup>5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LV74A :

Automotive: SN74LV74A-Q1

Enhanced Product: SN74LV74A-EP





5-Mar-2015

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV74ADBR	SSOP	DB	14	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74LV74ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV74ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV74APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV74APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV74APWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV74APWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV74ARGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION

29-Apr-2014



All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV74ADBR	SSOP	DB	14	2000	367.0	367.0	38.0
SN74LV74ADGVR	TVSOP	DGV	14	2000	367.0	367.0	35.0
SN74LV74ADR	SOIC	D	14	2500	367.0	367.0	38.0
SN74LV74APWR	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74LV74APWR	TSSOP	PW	14	2000	364.0	364.0	27.0
SN74LV74APWRG4	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74LV74APWT	TSSOP	PW	14	250	367.0	367.0	35.0
SN74LV74ARGYR	VQFN	RGY	14	3000	367.0	367.0	35.0

# **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **MECHANICAL DATA**



- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- earrow Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



# RGY (S-PVQFN-N14)


## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



#### NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



### MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

### DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated