



Sample &

Buy







LF347, LF347B

SLOS013C - MARCH 1987 - REVISED MARCH 2016

LF347, LF347B JFET-Input Quad Operational Amplifiers

1 Features

- Low Input Bias Current: 50 pA Typical
- Low Input Noise Current: 0.01 pA/VHz Typical
- Low Total Harmonic Distortion
- Low Supply Current: 8 mA Typical
- Gain Bandwidth: 3 MHz Typical
- High Slew Rate: 13 V/ms Typical

2 Applications

- Motor Integrated Systems: UPS
- Drives and Control Solutions: AC Inverters and VF Drives
- **Renewables: Solar Inverters**
- **Pro Audio Mixers**
- Oscilloscopes

3 Description

The LF347 and LF347B devices are low-cost, highspeed, JFET-input operational amplifiers. They require low supply current yet maintain a large gainbandwidth product and a fast slew rate. In addition, their matched high-voltage JFET inputs provide very low input bias and offset current.


The LF347 and LF347B can be used in applications such as high-speed integrators, digital-to-analog converters, sample-and-hold circuits, and many other circuits.

The LF347 and LF347B devices are characterized for operation from 0°C to 70°C.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) | | |
|-----------------|-----------|--------------------|--|--|
| LF347D, LF347BD | SOIC (14) | 8.65 mm × 3.91 mm | | |
| LF347N, LF347BN | PDIP (14) | 19.30 mm × 6.35 mm | | |

(1) For all available packages, see the orderable addendum at the end of the data sheet.





2

Table of Contents

| 1 | Feat | tures 1 | | | | | | |
|---|----------------|--------------------------------------|--|--|--|--|--|--|
| 2 | Арр | lications1 | | | | | | |
| 3 | Des | cription1 | | | | | | |
| 4 | Rev | ision History 2 | | | | | | |
| 5 | Pin | Configuration and Functions 3 | | | | | | |
| 6 | Specifications | | | | | | | |
| | 6.1 | Absolute Maximum Ratings 4 | | | | | | |
| | 6.2 | ESD Ratings 4 | | | | | | |
| | 6.3 | Recommended Operating Conditions 4 | | | | | | |
| | 6.4 | Thermal Information 4 | | | | | | |
| | 6.5 | Electrical Characteristics: LF347 5 | | | | | | |
| | 6.6 | Electrical Characteristics: LF347B 5 | | | | | | |
| | 6.7 | Switching Characteristics 6 | | | | | | |
| | 6.8 | Typical Characteristics 6 | | | | | | |
| 7 | Para | ameter Measurement Information7 | | | | | | |
| 8 | Deta | ailed Description 8 | | | | | | |
| | 8.1 | Overview | | | | | | |
| | 8.2 | Functional Block Diagram 8 | | | | | | |
| | | | | | | | | |

| | 8.3 | Feature Description | 8 |
|----|------|-----------------------------------|----|
| | 8.4 | Device Functional Modes | |
| | 0 | | |
| 9 | Арр | lication and Implementation | 9 |
| | 9.1 | Application Information | 9 |
| | 9.2 | Typical Application | 9 |
| 10 | Pow | er Supply Recommendations | 10 |
| 11 | Lay | out | 10 |
| | 11.1 | Layout Guidelines | 10 |
| | 11.2 | Layout Example | 11 |
| 12 | Dev | ice and Documentation Support | 12 |
| | 12.1 | Documentation Support | 12 |
| | 12.2 | Related Links | 12 |
| | 12.3 | Community Resources | 12 |
| | 12.4 | Trademarks | 12 |
| | 12.5 | Electrostatic Discharge Caution | 12 |
| | 12.6 | Glossary | 12 |
| 13 | Mec | hanical, Packaging, and Orderable | |
| | Info | mation | 12 |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (August 1994) to Revision C


| • | Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation |
|---|---|
| | section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and |
| | Mechanical, Packaging, and Orderable Information section1 |

www.ti.com

Page



5 Pin Configuration and Functions



Pin Functions

| | PIN | 1/0 | DECODIDION |
|-----|-------------------|-----|---------------------------------------|
| NO. | NAME | I/O | DESCRIPTION |
| 1 | 10UT | 0 | Output pin of amplifier 1 |
| 2 | 1IN- | I | Inverting input pin of amplifier 1 |
| 3 | 1IN+ | I | Noninverting input pin of amplifier 1 |
| 4 | V _{CC+} | _ | Positive Supply |
| 5 | 2IN+ | I | Noninverting input pin of amplifier 2 |
| 6 | 2IN- | I | Inverting input pin of amplifier 2 |
| 7 | 2OUT | 0 | Output pin of amplifier 2 |
| 8 | 3OUT | 0 | Output pin of amplifier 3 |
| 9 | 3IN- | I | Inverting input pin of amplifier 3 |
| 10 | 3IN+ | I | Noninverting input pin of amplifier 3 |
| 11 | V _{CC} - | _ | Negative Supply |
| 12 | 4IN+ | I | Noninverting input pin of amplifier 4 |
| 13 | 4IN- | I | Inverting input pin of amplifier 4 |
| 14 | 4OUT | 0 | Output pin of amplifier 4 |

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|------------------|--|-----|-----|------|
| V_{CC+} | Supply voltage | | 18 | V |
| V_{CC-} | Supply voltage | | -18 | V |
| V _{ID} | Differential input voltage | -30 | 30 | V |
| VI | Input voltage ⁽²⁾ | -15 | 15 | V |
| | Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | | 260 | °C |
| TJ | Operating virtual junction temperature | | 150 | °C |
| T _{stg} | Storage temperature | -65 | 150 | °C |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Unless otherwise specified, the absolute maximum negative input voltage is equal to the negative power supply voltage.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|---------------|--|-------|------|
| V | Electrostatic | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 | N/ |
| V _(ESD) | discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±1000 | V |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|-------------------|-----------------------|----------------------|---------------|------|
| T _A | free-air temperature | 0 | 70 | °C |
| V _{CC+} | Supply voltage | 3.5 | 18 | V |
| V _{CC} - | Supply voltage | -3.5 | -18 | V |
| V _{CM} | Common-mode voltage | V _{CC-} + 4 | $V_{CC+} - 4$ | V |
| T _A | Operating temperature | 0 | 70 | °C |

6.4 Thermal Information

| | | LF347, | LF347B | |
|-----------------------|--|----------|----------|------|
| | THERMAL METRIC ⁽¹⁾ | D (SOIC) | N (PDIP) | UNIT |
| | | 14 PINS | 14 PINS | |
| $R_{	extsf{	heta}JA}$ | Junction-to-ambient thermal resistance | 74.4 | 42.7 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 32.5 | 29.2 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 28.9 | 22.6 | °C/W |
| Ψ_{JT} | Junction-to-top characterization parameter | 3.7 | 13.5 | °C/W |
| ψ_{JB} | Junction-to-board characterization parameter | 28.6 | 22.5 | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics: LF347

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CO | ONDITIONS | MIN | TYP | MAX | UNIT | |
|--------------------|--|---|---------------------------|------|------------------|-----|-------|----|
| | land the stand to the sec | V 0 D 10 10 | 25°C | | 5 | 10 | | |
| V _{IO} | Input offset voltage | $V_{IC} = 0, R_S = 10 \text{ k}\Omega$ | Full range ⁽¹⁾ | | | 13 | mV | |
| α_{VIO} | Average temperature coefficient of input offset voltage | $V_{IC} = 0, R_S = 10 \text{ k}\Omega$ | | | 18 | | µV/°C | |
| | (2) | N 0 | 25°C | | 25 | 100 | pА | |
| I _{IO} | Input offset current ⁽²⁾ | $V_{IC} = 0$ | 70°C | | | 4 | nA | |
| l _{IB} li | Input bias current ⁽²⁾ | .(2) | N 0 | 25°C | | 50 | 200 | pА |
| | | $V_{IC} = 0$ | 70°C | | | 8 | nA | |
| | | Lower limit of range | | -11 | -12 | | V | |
| VICR | Common-mode input voltage | nmon-mode input voltage Upper limit of range | 11 | 15 | | | | |
| V _{OM} | Maximum peak output voltage swing | $R_L = 10 \ k\Omega$ | | ±12 | ±13.5 | | V | |
| • | Large signal differential voltage | | 25°C | 25 | 100 | | \//\/ | |
| A _{VD} | | $V_0 = \pm 10 \text{ V}, \text{ R}_L = 2 \text{ k}\Omega$ | Full range | 15 | | | V/mV | |
| r _i | Input resistance | T _A = 25°C | | | 10 ¹² | | Ω | |
| CMRR | Common-mode rejection ratio | $R_S \le 2 k\Omega$ | | 70 | 100 | | dB | |
| k _{SVR} | Supply-voltage rejection ratio | See ⁽³⁾ | | 70 | 100 | | dB | |
| Icc | Supply current | | | | 8 | 11 | mA | |

(1) Full range is 0°C to 70°C.

(2) Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques must be used that will maintain the junction temperatures as close to the ambient temperature as possible.

(3) Supply-voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously.

6.6 Electrical Characteristics: LF347B

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CO | ONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|--|---|---------------------------|-----|------------------|-----|---------|
| N/ | | V 0 D 10 KO | 25°C | | 3 | 5 | mV |
| V _{IO} | Input offset voltage | $V_{IC} = 0, R_S = 10 \text{ k}\Omega$ | Full range ⁽¹⁾ | | | 7 | mv |
| α_{VIO} | Average temperature coefficient of input offset voltage | V_{IC} = 0, R_S = 10 k Ω | | | 18 | | µV/°C |
| | Input offset current ⁽²⁾ | V _{IC} = 0 | 25°C | | 25 | 100 | pА |
| I _{IO} | Input onset current. | $v_{IC} = 0$ | 70°C | | | 4 | nA |
| I _{IB} | Input bias current ⁽²⁾ | V 0 | 25°C | | 50 | 200 | pА |
| | | $V_{IC} = 0$ | 70°C | | | 8 | nA |
| N/ | Common-mode input voltage | Lower limit of range | | -11 | -12 | | V |
| VICR | | Upper limit of range | | 11 | 15 | | v |
| V _{OM} | Maximum peak output voltage swing | R _L = 10 kΩ | | ±12 | ±13.5 | | V |
| ٨ | Large signal differential voltage | V | 25°C | 50 | 100 | | \//ma\/ |
| A _{VD} | | $V_0 = \pm 10 \text{ V}, \text{ R}_L = 2 \text{ k}\Omega$ | Full range | 25 | | | V/mV |
| r _i | Input resistance | $T_{A = 25^{\circ}C}$ | | | 10 ¹² | | Ω |
| CMRR | Common-mode rejection ratio | R _{S≤2kΩ} | | | 100 | | dB |
| k _{SVR} | Supply-voltage rejection ratio | See ⁽³⁾ | | 80 | 100 | | dB |
| I _{CC} | Supply current | | | | 8 | 11 | mA |

(1) Full range is 0°C to 70°C.

(2) Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse

techniques must be used that will maintain the junction temperatures as close to the ambient temperature as possible.(3) Supply-voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously.


SLOS013C - MARCH 1987 - REVISED MARCH 2016

www.ti.com

6.7 Switching Characteristics

| $V_{CC\pm} = \pm 15 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$ | | | | | | | | |
|--|-----------------------------------|--|--|-----|------|-----|--------|--|
| | PARAMETER | TEST | CONDITIONS | MIN | TYP | MAX | UNIT | |
| SR | Slew rate at unity gain | V _I = 10 V, C _L = 100 pF, | R _L = 2 kΩ, See Figure 5 | 8 | 13 | | V/µs | |
| B ₁ | Unity-gain bandwidth | | | | 3 | | MHz | |
| V ₀₁ / V ₀₂ | Crosstalk attenuation | f = 1 kHZ | | | 120 | | dB | |
| V | Equivalent input noise voltage | R _S = 20 Ω | f = 1 kHz | | 18 | | nV/√Hz | |
| Vn | | | f = 10 Hz to 10 kHz | | 4 | | μV | |
| I _n | Equivalent input noise current | R _S = 20 Ω, | f = 1 kHz | | 0.01 | | pA/√Hz | |

6.8 Typical Characteristics





6

Copyright © 1987-2016, Texas Instruments Incorporated



7 Parameter Measurement Information





LF347, LF347B SLOS013C – MARCH 1987–REVISED MARCH 2016




8 Detailed Description

8.1 Overview

The LF347 is a JFET-input operational amplifier with low input bias and offset currents and fast slew rate. Each amplifier features JFET inputs (for high input impedance) coupled with bipolar output stages integrated on a single monolithic chip. The output is protected against shorts due to the resistive $200-\Omega$ output impedance.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Slew Rate

The slew rate is the rate at which an operational amplifier can change its output when there is a change on the input. These devices have a 13-V/µs slew rate.

8.4 Device Functional Modes

These devices are powered on when the supply is connected. This device can be operated as a single-supply operational amplifier or dual-supply amplifier depending on the application.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LF347 has four independent amplifiers that have very low input bias current which allow using higher resistance resistors in the feedback network. The upper input common mode range typically goes to the positive supply rail. The lower common mode range does not include the negative supply rail; it must be at least 4-V greater. Output resistance is 200Ω to protect the device from accidental shorts.

9.2 Typical Application

A typical application for an operational amplifier is an inverting amplifier. This amplifier takes a positive voltage on the input, and makes it a negative voltage of the same magnitude. In the same manner, it also makes negative voltages positive.




Figure 6. Inverting Amplifier

9.2.1 Design Requirements

The supply voltage must be chosen such that it is larger than the input voltage range and output range. For instance, this application scales a signal of ± 0.5 V to ± 1.8 V. Setting the supply at ± 12 V is sufficient to accommodate this application.

9.2.2 Detailed Design Procedure

Determine the gain required by the inverting amplifier:

$$A_{V} = \frac{VOUT}{VIN}$$
(1)
$$A_{V} = \frac{1.8}{-0.5} = -3.6$$
(2)

When the desired gain is determined, choose a value for RI or RF. Choosing a value in the k Ω range is desirable because the amplifier circuit uses currents in the milliamp range. This ensures the part does not draw too much current. For this example, choose 10 k Ω for RI which means 36 k Ω is used for R, as determined by Equation 3.

$$A_{V} = -\frac{RF}{RI}$$
(3)

LF347, LF347B SLOS013C – MARCH 1987–REVISED MARCH 2016



www.ti.com

Typical Application (continued)

9.2.3 Application Curve




Figure 7. Input and Output Voltages of the Inverting Amplifier

10 Power Supply Recommendations

CAUTION

Supply voltages larger than 36 V for a single-supply or outside the range of ± 18 V for a dual-supply can permanently damage the device (see *Absolute Maximum Ratings*).

Place the 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see *Layout Example*.

11 Layout

11.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the
 operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance
 power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more detailed information, see the chapter extract, *Circuit Board Layout Techniques* (SLOA089).
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If
 it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as
 opposed to in parallel with the noisy trace.
- · Place the external components as close to the device as possible. Keeping RF and RG close to the inverting



Layout Guidelines (continued)

input minimizes parasitic capacitance, as shown in *Layout Example*.

- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

11.2 Layout Example




Figure 8. Operational Amplifier Board Layout for Noninverting Configuration




Figure 9. Operational Amplifier Schematic for Noninverting Configuration

LF347, LF347B

SLOS013C - MARCH 1987 - REVISED MARCH 2016

NSTRUMENTS

FXAS

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following Circuit Board Layout Techniques, SLOA089

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|--------|----------------|--------------|------------------------|---------------------|---------------------|
| LF347 | Click here | Click here | Click here | Click here | Click here |
| LF347B | Click here | Click here | Click here | Click here | Click here |

Table 1. Related Links

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



15-Jan-2016

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|--------------------|--------------|-------------------------|---------|
| LF347BD | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | LF347B | Samples |
| LF347BDR | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | LF347B | Samples |
| LF347BN | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | LF347BN | Samples |
| LF347BNE4 | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | LF347BN | Samples |
| LF347D | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | LF347 | Samples |
| LF347DE4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | LF347 | Samples |
| LF347DG4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | LF347 | Samples |
| LF347DR | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | LF347 | Samples |
| LF347DRG4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | LF347 | Samples |
| LF347N | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | LF347N | Samples |
| LF347NE4 | ACTIVE | PDIP | Ν | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | LF347N | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.



PACKAGE OPTION ADDENDUM

15-Jan-2016

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| LF347BDR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| LF347DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

15-Jan-2016



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------|--------------|-----------------|------|------|-------------|------------|-------------|
| LF347BDR | SOIC | D | 14 | 2500 | 333.2 | 345.9 | 28.6 |
| LF347DR | SOIC | D | 14 | 2500 | 333.2 | 345.9 | 28.6 |

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products | | Applications | |
|------------------------------|--------------------------|-------------------------------|-----------------------------------|
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com | | |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessconne | ctivity | |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Texas Instruments: LF347D LF347N LF347DR LF347DE4 LF347NE4 LF347DG4 LF347DRG4