# TEXAS INSTRUMENTS


Data sheet acquired from Harris Semiconductor SCHS158E

February 1998 - Revised October 2003

## Features

- Three-State Buffered Outputs
- Gated Input and Output Enables
- Fanout (Over Temperature Range)
  - Standard Outputs ..... 10 LSTTL Loads
- Bus Driver Outputs ..... 15 LSTTL Loads
- Wide Operating Temperature Range ... -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity: N<sub>IL</sub> = 30%, N<sub>IH</sub> = 30% of V<sub>CC</sub> at V<sub>CC</sub> = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,  $V_{IL}$ = 0.8V (Max),  $V_{IH}$  = 2V (Min)
  - CMOS Input Compatibility, II  $\leq$  1µA at VOL, VOH

### Pinout



# CD54HC173, CD74HC173, CD54HCT173, CD74HCT173

# High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State

## Description

The 'HC173 and 'HCT173 high speed three-state quad Dtype flip-flops are fabricated with silicon gate CMOS technology. They possess the low power consumption of standard CMOS Integrated circuits, and can operate at speeds comparable to the equivalent low power Schottky devices. The buffered outputs can drive 15 LSTTL loads. The large output drive capability and three-state feature make these parts ideally suited for interfacing with bus lines in bus oriented systems.

The four D-type flip-flops operate synchronously from a common clock. The outputs are in the three-state mode when either of the two output disable pins are at the logic "1" level. The input ENABLES allow the flip-flops to remain in their present states without having to disrupt the clock If either of the 2 input ENABLES are taken to a logic "1" level, the Q outputs are fed back to the inputs, forcing the flip-flops to remain in the same state. Reset is enabled by taking the MASTER RESET (MR) input to a logic "1" level. The data outputs change state on the positive going edge of the clock.

The 'HCT173 logic family is functionally, as well as pin compatible with the standard LS logic family.

## **Ordering Information**


| PART NUMBER   | TEMP. RANGE<br>( <sup>o</sup> C) | PACKAGE      |  |  |  |
|---------------|----------------------------------|--------------|--|--|--|
| CD54HC173F3A  | -55 to 125                       | 16 Ld CERDIP |  |  |  |
| CD54HCT173F3A | -55 to 125                       | 16 Ld CERDIP |  |  |  |
| CD74HC173E    | -55 to 125                       | 16 Ld PDIP   |  |  |  |
| CD74HC173M    | -55 to 125                       | 16 Ld SOIC   |  |  |  |
| CD74HC173MT   | -55 to 125                       | 16 Ld SOIC   |  |  |  |
| CD74HC173M96  | -55 to 125                       | 16 Ld SOIC   |  |  |  |
| CD74HC173NSR  | -55 to 125                       | 16 Ld SOP    |  |  |  |
| CD74HC173PW   | -55 to 125                       | 16 Ld TSSOP  |  |  |  |
| CD74HC173PWR  | -55 to 125                       | 16 Ld TSSOP  |  |  |  |
| CD74HC173PWT  | -55 to 125                       | 16 Ld TSSOP  |  |  |  |
| CD74HCT173E   | -55 to 125                       | 16 Ld PDIP   |  |  |  |
| CD74HCT173M   | -55 to 125                       | 16 Ld SOIC   |  |  |  |
| CD74HCT173MT  | -55 to 125                       | 16 Ld SOIC   |  |  |  |
| CD74HCT173M96 | -55 to 125                       | 16 Ld SOIC   |  |  |  |

NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

Copyright © 2003, Texas Instruments Incorporated

# Functional Diagram



### TRUTH TABLE

|    | INP |        |       |      |                |
|----|-----|--------|-------|------|----------------|
|    |     | DATA E | NABLE | DATA | OUTPUT         |
| MR | СР  | E1     | E2    | D    | Q <sub>n</sub> |
| н  | Х   | Х      | Х     | Х    | L              |
| L  | L   | Х      | Х     | Х    | Q <sub>0</sub> |
| L  | Ŷ   | Н      | Х     | Х    | Q <sub>0</sub> |
| L  | Ŷ   | Х      | Н     | Х    | Q <sub>0</sub> |
| L  | Ŷ   | L      | L     | L    | L              |
| L  | Ŷ   | L      | L     | Н    | Н              |

H= High Voltage Level

L = Low Voltage Level


X= Irrelevant

 $\uparrow$ = Transition from Low to High Level

 $\mathbf{Q}_{0}\text{=}$  Level Before the Indicated Steady-State Input Conditions Were Established

NOTE:

1. When either OE1 or OE2 (or both) is (are) high, the output is disabled to the high-impedance state, however, sequential operation of the flip-flops is not affected.



### **Absolute Maximum Ratings**

| DC Supply Voltage, V <sub>CC</sub>                                    |
|---|
| DC Input Diode Current, I <sub>IK</sub>                               |
| For V <sub>I</sub> < -0.5V or V <sub>I</sub> > V <sub>CC</sub> + 0.5V |
| For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$ ±20mA                      |
| DC Output Source or Sink Current per Output Pin, $I_O$                |
| For $V_{O} > -0.5V$ or $V_{O} < V_{CC} + 0.5V$ ±25mA                  |
| DC V <sub>CC</sub> or Ground Current, I <sub>CC</sub> ±70mA           |
|   |
| Operating Conditions  |

| Temperature Range (T <sub>A</sub> )   |
|---|
| Supply Voltage Range, V <sub>CC</sub>   |
| HC Types  |
| HCT Types4.5V to 5.5V   |
| DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub> 0V to V <sub>CC</sub> |
| Input Rise and Fall Time  |
| 2V  |
| 4.5V 500ns (Max)  |
| 6V  |
|   |

### **Thermal Information**

| Package Thermal Impedance, $\theta_{JA}$ (see Note 2): |
|--|
| E (PDIP) Package                                       |
| M (SOIC) Package73 <sup>o</sup> C/W                    |
| NS (SOP) Package 64 <sup>o</sup> C/W                   |
| PW (TSSOP) Package 108 <sup>o</sup> C/W                |
| Maximum Junction Temperature                           |
| Maximum Storage Temperature Range65°C to 150°C         |
| Maximum Lead Temperature (Soldering 10s)               |
| (SOIC - Lead Tips Only)                                |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

2. The package thermal impedance is calculated in accordance with JESD 51-7.

### **DC Electrical Specifications**

|  |                 |                           | ST                  |                     | 25 <sup>0</sup> C |      |      | -40°C TO 85°C |      | -55°C TO 125°C |      |       |
|--|-----------------|---------------------------|---------------------|---------------------|-------------------|------|------|---------------|------|----------------|------|-------|
| PARAMETER                                  | SYMBOL          | V <sub>I</sub> (V)        | I <sub>O</sub> (mA) | V <sub>CC</sub> (V) | MIN               | ТҮР  | MAX  | MIN           | МАХ  | MIN            | MAX  | UNITS |
| HC TYPES                                   |                 |                           |                     |                     |                   |      |      |               |      |                |      |       |
| High Level Input                           | V <sub>IH</sub> | -                         | -                   | 2                   | 1.5               | -    | -    | 1.5           | -    | 1.5            | -    | V     |
| Voltage                                    |                 |                           |                     | 4.5                 | 3.15              | -    | -    | 3.15          | -    | 3.15           | -    | V     |
|  |                 |                           |                     | 6                   | 4.2               | -    | -    | 4.2           | -    | 4.2            | -    | V     |
| Low Level Input                            | VIL             | -                         | -                   | 2                   | -                 | -    | 0.5  | -             | 0.5  | -              | 0.5  | V     |
| Voltage                                    |                 |                           |                     | 4.5                 | -                 | -    | 1.35 | -             | 1.35 | -              | 1.35 | V     |
|  |                 |                           |                     | 6                   | -                 | -    | 1.8  | -             | 1.8  | -              | 1.8  | V     |
| High Level Output<br>Voltage<br>CMOS Loads | V <sub>OH</sub> | V <sub>IH</sub> or        | -0.02               | 2                   | 1.9               | -    | -    | 1.9           | -    | 1.9            | -    | V     |
|  |                 | VIL                       | -0.02               | 4.5                 | 4.4               | -    | -    | 4.4           | -    | 4.4            | -    | V     |
|  |                 |                           | -0.02               | 6                   | 5.9               | -    | -    | 5.9           | -    | 5.9            | -    | V     |
| High Level Output                          |                 |                           | -6                  | 4.5                 | 3.98              | -    | -    | 3.84          | -    | 3.7            | -    | V     |
| Voltage<br>TTL Loads                       |                 |                           | -7.8                | 6                   | 5.48              | -    | -    | 5.34          | -    | 5.2            | -    | V     |
| Low Level Output                           | V <sub>OL</sub> | V <sub>IH</sub> or        | 0.02                | 2                   | -                 | -    | 0.1  | -             | 0.1  | -              | 0.1  | V     |
| Voltage<br>CMOS Loads                      |                 | VIL                       | 0.02                | 4.5                 | -                 | -    | 0.1  | -             | 0.1  | -              | 0.1  | V     |
|  |                 |                           | 0.02                | 6                   | -                 | -    | 0.1  | -             | 0.1  | -              | 0.1  | V     |
| Low Level Output                           |                 |                           | 6                   | 4.5                 | -                 | -    | 0.26 | -             | 0.33 | -              | 0.4  | V     |
| Voltage<br>TTL Loads                       |                 | 7.8                       | 6                   | -                   | -                 | 0.26 | -    | 0.33          | -    | 0.4            | V    |       |
| Input Leakage<br>Current                   | lı              | V <sub>CC</sub> or<br>GND | -                   | 6                   | -                 | -    | ±0.1 | -             | ±1   | -              | ±1   | μA    |
| Quiescent Device<br>Current                | Icc             | V <sub>CC</sub> or<br>GND | 0                   | 6                   | -                 | -    | 8    | -             | 80   | -              | 160  | μA    |

## CD54HC173, CD74HC173, CD54HCT173, CD74HCT173

|  |                              | TEST<br>CONDITIONS                    |                     |                     | 25 <sup>0</sup> C |     |      | -40 <sup>0</sup> C T | О 85 <sup>0</sup> С | -55°C TO 125°C |     |       |
|--|------------------------------|---------------------------------------|---------------------|---------------------|-------------------|-----|------|----------------------|---------------------|----------------|-----|-------|
| PARAMETER  | SYMBOL                       | V <sub>I</sub> (V)                    | I <sub>O</sub> (mA) | V <sub>CC</sub> (V) | MIN               | ТҮР | МАХ  | MIN                  | MAX                 | MIN            | МАХ | UNITS |
| Three-State Leakage<br>Current                                       | I <sub>OZ</sub>              | V <sub>IL</sub> or<br>V <sub>IH</sub> | -                   | 6                   | -                 | -   | ±0.5 | -                    | ±0.5                | -              | ±10 | μA    |
| HCT TYPES  | •                            |                                       |                     |                     |                   |     |      |                      |                     |                |     | •     |
| High Level Input<br>Voltage  | VIH                          | -                                     | -                   | 4.5 to<br>5.5       | 2                 | -   | -    | 2                    | -                   | 2              | -   | V     |
| Low Level Input<br>Voltage   | VIL                          | -                                     | -                   | 4.5 to<br>5.5       | -                 | -   | 0.8  | -                    | 0.8                 | -              | 0.8 | V     |
| High Level Output<br>Voltage<br>CMOS Loads                           | V <sub>OH</sub>              | V <sub>IH</sub> or<br>V <sub>IL</sub> | -0.02               | 4.5                 | 4.4               | -   | -    | 4.4                  | -                   | 4.4            | -   | V     |
| High Level Output<br>Voltage<br>TTL Loads                            |                              |                                       | -6                  | 4.5                 | 3.98              | -   | -    | 3.84                 | -                   | 3.7            | -   | V     |
| Low Level Output<br>Voltage<br>CMOS Loads                            | V <sub>OL</sub>              | V <sub>IH</sub> or<br>V <sub>IL</sub> | 0.02                | 4.5                 | -                 | -   | 0.1  | -                    | 0.1                 | -              | 0.1 | V     |
| Low Level Output<br>Voltage<br>TTL Loads                             |                              |                                       | 6                   | 4.5                 | -                 | -   | 0.26 | -                    | 0.33                | -              | 0.4 | V     |
| Input Leakage<br>Current   | lı                           | V <sub>CC</sub> to<br>GND             | 0                   | 5.5                 | -                 | -   | ±0.1 | -                    | ±1                  | -              | ±1  | μA    |
| Quiescent Device<br>Current  | ICC                          | V <sub>CC</sub> or<br>GND             | 0                   | 5.5                 | -                 | -   | 8    | -                    | 80                  | -              | 160 | μA    |
| Additional Quiescent<br>Device Current Per<br>Input Pin: 1 Unit Load | ∆I <sub>CC</sub><br>(Note 3) | V <sub>CC</sub><br>-2.1               | -                   | 4.5 to<br>5.5       | -                 | 100 | 360  | -                    | 450                 | -              | 490 | μA    |
| Three-State Leakage<br>Current                                       | I <sub>OZ</sub>              | V <sub>IL</sub> or<br>V <sub>IH</sub> | -                   | 5.5                 | -                 | -   | ±0.5 | -                    | ±5.0                | -              | ±10 | μΑ    |

NOTE:

3. For dual-supply systems theoretical worst case (V<sub>I</sub> = 2.4V, V<sub>CC</sub> = 5.5V) specification is 1.8mA.

### **HCT Input Loading Table**

| INPUT                                 | UNIT LOADS |  |  |  |  |  |
|---------------------------------------|------------|--|--|--|--|--|
| D0-D3                                 | 0.15       |  |  |  |  |  |
| $\overline{E1}$ and $\overline{E2}$   | 0.15       |  |  |  |  |  |
| СР                                    | 0.25       |  |  |  |  |  |
| MR                                    | 0.2        |  |  |  |  |  |
| $\overline{OE1}$ and $\overline{OE2}$ | 0.5        |  |  |  |  |  |

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Specifications table, e.g., 360µA max at 25<sup>o</sup>C.

## CD54HC173, CD74HC173, CD54HCT173, CD74HCT173

### Switching Specifications Input tr, tf = 6ns

|  |                                     | TEST                  |                     | 25  | <sup>o</sup> C | -40°C TO 85°C | -55°C TO 125°C |       |
|--|-------------------------------------|-----------------------|---------------------|-----|----------------|---------------|----------------|-------|
| PARAMETER  | SYMBOL                              | CONDITIONS            | V <sub>CC</sub> (V) | TYP | MAX            | МАХ           | MAX            | UNITS |
| HC TYPES   |                                     |                       |                     |     | -              |               |                |       |
| Propagation Delay, Clock to                      | t <sub>PLH</sub> , t <sub>PHL</sub> | $C_L = 50 pF$         | 2                   | -   | 200            | 250           | 300            | ns    |
| Output   |                                     |                       | 4.5                 | -   | 40             | 50            | 60             | ns    |
|  |                                     | C <sub>L</sub> = 15pF | 5                   | 17  | -              | -             | -              | ns    |
|  |                                     | CL = 50pF             | 6                   | -   | 34             | 43            | 51             | ns    |
| Propagation Delay, MR to                         | t <sub>PHL</sub>                    | C <sub>L</sub> = 50pF | 2                   | -   | 175            | 220           | 265            | ns    |
| Output   |                                     |                       | 4.5                 | -   | 35             | 44            | 53             | ns    |
|  |                                     | C <sub>L</sub> = 15pF | 5                   | 12  | -              | -             | -              | ns    |
|  |                                     | CL = 50pF             | 6                   | -   | 30             | 37            | 45             | ns    |
| Propagation Delay Output                         | t <sub>PLZ</sub> , t <sub>PHZ</sub> | CL = 50pF             | 2                   |     | 150            | 190           | 225            | ns    |
| Enable to Q (Figure 6)                           | <sup>t</sup> PZL <sup>, t</sup> PZH | C <sub>L</sub> = 50pF | 4.5                 |     | 30             | 38            | 45             | ns    |
|  |                                     | C <sub>L</sub> = 15pF | 5                   | 12  | -              | -             | -              | ns    |
|  |                                     | CL = 50pF             | 6                   |     | 26             | 33            | 38             | ns    |
| Output Transition Times                          | t <sub>TLH</sub> , t <sub>THL</sub> | C <sub>L</sub> = 50pF | 2                   | -   | 60             | 75            | 90             | ns    |
|  |                                     |                       | 4.5                 | -   | 12             | 15            | 18             | ns    |
|  |                                     |                       | 6                   | -   | 10             | 13            | 15             | ns    |
| Maximum Clock Frequency                          | f <sub>MAX</sub>                    | C <sub>L</sub> = 15pF | 5                   | 60  | -              | -             | -              | MHz   |
| Input Capacitance                                | C <sub>IN</sub>                     | -                     | -                   | -   | 10             | 10            | 10             | pF    |
| Three-State Output<br>Capacitance                | С <sub>О</sub>                      | -                     | -                   | -   | 10             | 10            | 10             | pF    |
| Power Dissipation<br>Capacitance<br>(Notes 4, 5) | C <sub>PD</sub>                     | -                     | 5                   | 29  | -              | -             | -              | pF    |
| HCT TYPES  |                                     |                       |                     |     |                |               |                |       |
| Propagation Delay, Clock to                      | t <sub>PLH</sub> , t <sub>PHL</sub> | $C_L = 50 pF$         | 4.5                 | -   | 40             | 50            | 60             | ns    |
| Output   |                                     | $C_L = 15 pF$         | 5                   | 17  | -              | -             | -              | ns    |
| Propagation Delay, MR to                         | <sup>t</sup> PHL                    | $C_L = 50 pF$         | 4.5                 | -   | 44             | 55            | 66             | ns    |
| Output   |                                     | C <sub>L</sub> = 15pF | 5                   | 18  | -              | -             | -              | ns    |
| Propagation Delay Output                         | t <sub>PZL</sub> , t <sub>PZH</sub> | CL = 50pF             | 2                   |     | 150            | 190           | 225            | ns    |
| Enable to Q (Figure 6)                           |                                     | $C_L = 50 pF$         | 4.5                 |     | 30             | 38            | 45             | ns    |
|  |                                     | C <sub>L</sub> = 15pF | 5                   | 14  | -              | -             | -              | ns    |
|  |                                     | CL = 50pF             | 6                   |     | 26             | 33            | 38             | ns    |
| Output Transition Times                          | t <sub>TLH</sub> , t <sub>THL</sub> | C <sub>L</sub> = 50pF | 4.5                 | -   | 15             | 19            | 22             | ns    |
| Maximum Clock Frequency                          | f <sub>MAX</sub>                    | C <sub>L</sub> = 15pF | 5                   | 60  | -              | -             | -              | MHz   |
| Input Capacitance                                | C <sub>IN</sub>                     | -                     | -                   | -   | 10             | 10            | 10             | pF    |
| Power Dissipation<br>Capacitance<br>(Notes 4, 5) | C <sub>PD</sub>                     | -                     | 5                   | 34  | -              | -             | -              | pF    |

NOTES:


4.  $C_{PD}$  is used to determine the dynamic power consumption, per package. 5.  $P_D = V_{CC}^2 f_i + \Sigma (C_L V_{CC}^2 + f_O)$  where  $f_i$  = Input Frequency,  $f_O$  = Input Frequency,  $C_L$  = Output Load Capacitance,  $V_{CC}$  = Supply Voltage.

# CD54HC173, CD74HC173, CD54HCT173, CD74HCT173

### Prerequisite For Switching Specifications

|                                      |                  |                     | 25  | 5°C | -40°C 1 | ГО 85 <sup>0</sup> С | -55°C T | O 125 <sup>0</sup> C |     |
|--------------------------------------|------------------|---------------------|-----|-----|---------|----------------------|---------|----------------------|-----|
| PARAMETER                            | SYMBOL           | V <sub>CC</sub> (V) | MIN | MAX | MIN     | MAX                  | MIN     | MAX                  |     |
| HC TYPES                             |                  |                     |     | -   |         |                      | •       |                      |     |
| Maximum Clock Frequency              | f <sub>MAX</sub> | 2                   | 6   | -   | 5       | -                    | 4       | -                    | MHz |
|                                      |                  | 4.5                 | 30  | -   | 24      | -                    | 20      | -                    | MHz |
|                                      |                  | 6                   | 35  | -   | 28      | -                    | 24      | -                    | MHz |
| MR Pulse Width                       | t <sub>w</sub>   | 2                   | 80  | -   | 100     | -                    | 120     | -                    | ns  |
|                                      |                  | 4.5                 | 16  | -   | 20      | -                    | 24      | -                    | ns  |
|                                      |                  | 6                   | 14  | -   | 17      | -                    | 20      | -                    | ns  |
| Clock Pulse Width                    | t <sub>w</sub>   | 2                   | 80  | -   | 100     | -                    | 120     | -                    | ns  |
|                                      |                  | 4.5                 | 16  | -   | 20      | -                    | 24      | -                    | ns  |
|                                      |                  | 6                   | 14  | -   | 17      | -                    | 20      | -                    | ns  |
| Set-up Time, Data to Clock           | t <sub>SU</sub>  | 2                   | 60  | -   | 75      | -                    | 90      | -                    | ns  |
| and $\overline{E}$ to Clock          |                  | 4.5                 | 12  | -   | 15      | -                    | 18      | -                    | ns  |
|                                      |                  | 6                   | 10  | -   | 13      | -                    | 15      | -                    | ns  |
| Hold Time, Data to Clock             | t <sub>H</sub>   | 2                   | 3   | -   | 3       | -                    | 3       | -                    | ns  |
|                                      |                  | 4.5                 | 3   | -   | 3       | -                    | 3       | -                    | ns  |
|                                      |                  | 6                   | 3   | -   | 3       | -                    | 3       | -                    | ns  |
| Hold Time, $\overline{E}$ to Clock   | t <sub>H</sub>   | 2                   | 0   | -   | 0       | -                    | 0       | -                    | ns  |
|                                      |                  | 4.5                 | 0   | -   | 0       | -                    | 0       | -                    | ns  |
|                                      |                  | 6                   | 0   | -   | 0       | -                    | 0       | -                    | ns  |
| Removal Time, MR to Clock            | t <sub>REM</sub> | 2                   | 60  | -   | 75      | -                    | 90      | -                    | ns  |
|                                      |                  | 4.5                 | 12  | -   | 15      | -                    | 18      | -                    | ns  |
|                                      |                  | 6                   | 10  | -   | 13      | -                    | 15      | -                    | ns  |
| HCT TYPES                            | - <b>I</b>       |                     |     |     |         |                      |         |                      |     |
| Maximum Clock Frequency              | f <sub>MAX</sub> | 4.5                 | 20  | -   | 16      | -                    | 13      | -                    | MHz |
| MR Pulse Width                       | tw               | 4.5                 | 15  | -   | 19      | -                    | 22      | -                    | ns  |
| Clock Pulse Width                    | tw               | 4.5                 | 25  | -   | 31      | -                    | 38      | -                    | ns  |
| Set-up Time, $\overline{E}$ to Clock | t <sub>SU</sub>  | 4.5                 | 12  | -   | 15      | -                    | 18      | -                    | ns  |
| Set-up Time, Data to Clock           | t <sub>SU</sub>  | 4.5                 | 18  | -   | 23      | -                    | 27      | -                    | ns  |
| Hold Time, Data to Clock             | t <sub>H</sub>   | 4.5                 | 0   | -   | 0       | -                    | 0       | -                    | ns  |
| Hold Time, $\overline{E}$ to Clock   | t <sub>H</sub>   | 4.5                 | 0   | -   | 0       | -                    | 0       | -                    | ns  |
| Removal Time, MR to Clock            | t <sub>REM</sub> | 4.5                 | 12  | -   | 15      | -                    | 18      | -                    | ns  |

## Test Circuits and Waveforms



NOTE: Outputs should be switching from 10% V<sub>CC</sub> to 90% V<sub>CC</sub> in accordance with device truth table. For  $f_{MAX}$ , input duty cycle = 50%.

FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH







FIGURE 3. HC AND HCU TRANSITION TIMES AND PROPAGA-TION DELAY TIMES, COMBINATION LOGIC











NOTE: Outputs should be switching from 10% V<sub>CC</sub> to 90% V<sub>CC</sub> in accordance with device truth table. For  $f_{MAX}$ , input duty cycle = 50%.


FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH













## **PACKAGING INFORMATION**

| Orderable Device | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2)     | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5)         | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|---------------------|--------------------------------------|----------------------|--------------|---------------------------------|---------|
| 5962-8682501EA   | ACTIVE        | CDIP         | J                  | 16   | 1              | Non-RoHS<br>& Green | SNPB                                 | N / A for Pkg Type   | -55 to 125   | 5962-8682501EA<br>CD54HC173F3A  | Samples |
| 5962-8875901EA   | ACTIVE        | CDIP         | J                  | 16   | 1              | Non-RoHS<br>& Green | SNPB                                 | N / A for Pkg Type   | -55 to 125   | 5962-8875901EA<br>CD54HCT173F3A | Samples |
| CD54HC173F       | ACTIVE        | CDIP         | J                  | 16   | 1              | Non-RoHS<br>& Green | SNPB                                 | N / A for Pkg Type   | -55 to 125   | CD54HC173F                      | Samples |
| CD54HC173F3A     | ACTIVE        | CDIP         | J                  | 16   | 1              | Non-RoHS<br>& Green | SNPB                                 | N / A for Pkg Type   | -55 to 125   | 5962-8682501EA<br>CD54HC173F3A  | Samples |
| CD54HCT173F3A    | ACTIVE        | CDIP         | J                  | 16   | 1              | Non-RoHS<br>& Green | SNPB                                 | N / A for Pkg Type   | -55 to 125   | 5962-8875901EA<br>CD54HCT173F3A | Samples |
| CD74HC173E       | ACTIVE        | PDIP         | Ν                  | 16   | 25             | RoHS & Green        | NIPDAU                               | N / A for Pkg Type   | -55 to 125   | CD74HC173E                      | Samples |
| CD74HC173M       | ACTIVE        | SOIC         | D                  | 16   | 40             | RoHS & Green        | NIPDAU                               | Level-1-260C-UNLIM   | -55 to 125   | HC173M                          | Samples |
| CD74HC173M96     | ACTIVE        | SOIC         | D                  | 16   | 2500           | RoHS & Green        | NIPDAU                               | Level-1-260C-UNLIM   | -55 to 125   | HC173M                          | Samples |
| CD74HC173M96G4   | ACTIVE        | SOIC         | D                  | 16   | 2500           | RoHS & Green        | NIPDAU                               | Level-1-260C-UNLIM   | -55 to 125   | HC173M                          | Samples |
| CD74HC173MG4     | ACTIVE        | SOIC         | D                  | 16   | 40             | RoHS & Green        | NIPDAU                               | Level-1-260C-UNLIM   | -55 to 125   | HC173M                          | Samples |
| CD74HC173PW      | ACTIVE        | TSSOP        | PW                 | 16   | 90             | RoHS & Green        | NIPDAU                               | Level-1-260C-UNLIM   | -55 to 125   | HJ173                           | Samples |
| CD74HC173PWR     | ACTIVE        | TSSOP        | PW                 | 16   | 2000           | RoHS & Green        | NIPDAU                               | Level-1-260C-UNLIM   | -55 to 125   | HJ173                           | Samples |
| CD74HCT173E      | ACTIVE        | PDIP         | N                  | 16   | 25             | RoHS & Green        | NIPDAU                               | N / A for Pkg Type   | -55 to 125   | CD74HCT173E                     | Samples |
| CD74HCT173M      | ACTIVE        | SOIC         | D                  | 16   | 40             | RoHS & Green        | NIPDAU                               | Level-1-260C-UNLIM   | -55 to 125   | HCT173M                         | Samples |
| CD74HCT173M96    | ACTIVE        | SOIC         | D                  | 16   | 2500           | RoHS & Green        | NIPDAU                               | Level-1-260C-UNLIM   | -55 to 125   | HCT173M                         | Samples |
| CD74HCT173MG4    | ACTIVE        | SOIC         | D                  | 16   | 40             | RoHS & Green        | NIPDAU                               | Level-1-260C-UNLIM   | -55 to 125   | HCT173M                         | Samples |

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.



**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54HC173, CD54HC173, CD74HC173, CD74HC173 :

• Catalog : CD74HC173, CD74HCT173

• Military : CD54HC173, CD54HCT173

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications


# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

## TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal |                 |                    |    |      |                          |                          |            |            |            |            |           |                  |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                      | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| CD74HC173M96                | SOIC            | D                  | 16 | 2500 | 330.0                    | 16.4                     | 6.5        | 10.3       | 2.1        | 8.0        | 16.0      | Q1               |
| CD74HC173PWR                | TSSOP           | PW                 | 16 | 2000 | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |
| CD74HCT173M96               | SOIC            | D                  | 16 | 2500 | 330.0                    | 16.4                     | 6.5        | 10.3       | 2.1        | 8.0        | 16.0      | Q1               |



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Aug-2021



\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CD74HC173M96  | SOIC         | D               | 16   | 2500 | 340.5       | 336.1      | 32.0        |
| CD74HC173PWR  | TSSOP        | PW              | 16   | 2000 | 853.0       | 449.0      | 35.0        |
| CD74HCT173M96 | SOIC         | D               | 16   | 2500 | 340.5       | 336.1      | 32.0        |

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **PW0016A**



# **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0016A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0016A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated