











**CSD18535KTT** 

SLPS589 - MARCH 2016

## **CSD18535KTT 60 V N-Channel NexFET™ Power MOSFET**

#### **Features**


- Ultralow  $Q_a$  and  $Q_{ad}$
- Low Thermal Resistance
- Avalanche Rated
- Pb-Free Terminal Plating
- **RoHS Compliant**
- Halogen Free
- D<sup>2</sup>PAK Plastic Package


#### **Applications**

- Secondary Side Synchronous Rectifier
- Motor Control

#### **Description**

This 60-V, 1.6-m $\Omega$ , D<sup>2</sup>PAK (TO-263) NexFET<sup>TM</sup> power MOSFET is designed to minimize losses in power conversion applications.





#### **Product Summary**

$T_A = 25^\circ$	С	TYPICAL VA	UNIT		
$V_{DS}$	Drain-to-Source Voltage 60				
$Q_g$	Gate Charge Total (10 V)	63		nC	
$Q_{gd}$	Gate Charge Gate-to-Drain	10.4	nC		
R <sub>DS(on)</sub>	Drain-to-Source On-Resistance	V <sub>GS</sub> = 4.5 V 2.3		mΩ	
	Diam-to-Source On-Resistance	V <sub>GS</sub> = 10 V 1.6		mΩ	
$V_{GS(th)}$	Threshold Voltage	1.9		V	

#### Ordering Information(1)

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD18535KTT	500	13-Inch	D <sup>2</sup> DAK Disatis Daslessa	Tape &
CSD18535KTTT	50	Reel	D <sup>2</sup> PAK Plastic Package	Reel


(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Absolute Maximum Ratings**

T <sub>A</sub> = 2	5°C	VALUE	UNIT
$V_{DS}$	Drain-to-Source Voltage	60	V
$V_{GS}$	Gate-to-Source Voltage	±20	V
	Continuous Drain Current (Package limited)	200	Α
I <sub>D</sub>	Continuous Drain Current (Silicon limited), $T_C = 25$ °C	279	Α
	Continuous Drain Current (Silicon limited), $T_C = 100$ °C	197	Α
$I_{DM}$	Pulsed Drain Current (1)	400	Α
$P_D$	Power Dissipation	300	W
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction and Storage Temperature	-55 to 175	°C
E <sub>AS</sub>	Avalanche Energy, Single Pulse I <sub>D</sub> = 111 A, L = 0.1 mH, R <sub>G</sub> = 25 $\Omega$	616	mJ

(1) Max  $R_{\theta JC} = 0.5$ °C/W, pulse duration  $\leq 100 \mu s$ , duty cycle  $\leq 1\%$ 

#### **Gate Charge**







### **Table of Contents**

3	Applications         1           Description         1           Revision History         2           Specifications         3           5.1 Electrical Characteristics         3	6.2 6.3 6.4 <b>7 Me</b> Info	Community Resources  Trademarks  Electrostatic Discharge Caution  Glossary  chanical, Packaging, and Orderable ormation  KTT Package Dimensions
	5.2 Thermal Information	7.1 7.2	
6	Device and Documentation Support 7		Thickness)

# 4 Revision History

DATE	REVISION	NOTES
March 2016	*	Initial release.

Submit Documentation Feedback

Product Folder Links: CSD18535KTT



# 5 Specifications

www.ti.com

#### 5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
STATIC	CHARACTERISTICS		T.		
BV <sub>DSS</sub>	Drain-to-source voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	60		V
I <sub>DSS</sub>	Drain-to-source leakage current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 48 V		1	μΑ
I <sub>GSS</sub>	Gate-to-source leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V		100	nA
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.4 1.9	2.4	V
D	Drain to course an registeres	$V_{GS} = 4.5 \text{ V}, I_D = 100 \text{ A}$	2.3	2.9	mΩ
R <sub>DS(on)</sub>	Drain-to-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 100 A	1.6	2.0	mΩ
g <sub>fs</sub>	Transconductance	V <sub>DS</sub> = 6 V, I <sub>D</sub> = 100 A	263	1	S
DYNAMI	C CHARACTERISTICS				
C <sub>iss</sub>	Input capacitance		5090	6620	pF
C <sub>oss</sub>	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 30 \text{ V}, f = 1 \text{ MHz}$	890	1150	pF
C <sub>rss</sub>	Reverse transfer capacitance		24	31	pF
$R_{G}$	Series gate resistance		0.8	1.6	Ω
$Q_g$	Gate charge total (10 V)		63	81	nC
$Q_{gd}$	Gate charge gate-to-drain	V <sub>DS</sub> = 30 V, I <sub>D</sub> = 100 A	10.4		nC
Q <sub>gs</sub>	Gate charge gate-to-source	V <sub>DS</sub> = 30 V, I <sub>D</sub> = 100 A	15.7		nC
$Q_{g(th)}$	Gate charge at V <sub>th</sub>		9.4		nC
Q <sub>oss</sub>	Output charge	V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0 V	140	)	nC
t <sub>d(on)</sub>	Turn on delay time		9	1	ns
t <sub>r</sub>	Rise time	$V_{DS} = 30 \text{ V}, V_{GS} = 10 \text{ V},$	3	1	ns
t <sub>d(off)</sub>	Turn off delay time	$I_{DS} = 100 \text{ A}, R_G = 0 \Omega$	19	1	ns
t <sub>f</sub>	Fall time		3		ns
DIODE C	CHARACTERISTICS	· · · · · · · · · · · · · · · · · · ·			
$V_{SD}$	Diode forward voltage	I <sub>SD</sub> = 100 A, V <sub>GS</sub> = 0 V	0.9	1.0	V
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DS</sub> = 30 V, I <sub>F</sub> = 100 A,	214		nC
t <sub>rr</sub>	Reverse recovery time	di/dt = 300 A/µs	63		ns

#### 5.2 Thermal Information

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 


	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance			0.5	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance			62	°C/W


Product Folder Links: CSD18535KTT


# TEXAS INSTRUMENTS

#### 5.3 Typical MOSFET Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 







Submit Documentation Feedback


Copyright © 2016, Texas Instruments Incorporated



SLPS589 - MARCH 2016 www.ti.com

#### **Typical MOSFET Characteristics (continued)**

(T<sub>A</sub> = 25°C unless otherwise stated)






Figure 4. Gate Charge




Figure 5. Capacitance




Figure 6. Threshold Voltage vs Temperature




Figure 7. On-State Resistance vs Gate-to-Source Voltage





Figure 8. Normalized On-State Resistance vs Temperature Figure 9. Typical Diode Forward Voltage

# TEXAS INSTRUMENTS

## **Typical MOSFET Characteristics (continued)**

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 






Figure 10. Maximum Safe Operating Area

Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated



SLPS589 - MARCH 2016 www.ti.com

#### 6 Device and Documentation Support

#### 6.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 6.2 Trademarks

NexFET, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### 6.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 6.4 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.

Product Folder Links: CSD18535KTT


SLPS589 – MARCH 2016 www.ti.com

# TEXAS INSTRUMENTS

#### 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

#### 7.1 KTT Package Dimensions



#### Notes:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Features may not exist and shape may vary per different assembly sites.

**Pin Configuration** 

POSITION	DESIGNATION
Pin 1	Gate
Pin 2 / Tab	Drain
Pin 3	Source

Submit Documentation Feedback

Product Folder Links: CSD18535KTT



www.ti.com

7.2 Recommended PCB Pattern

# PKG (6.9) (7.05) TYP (8.55) (8.55)

(7.48)


2X (1.05)

2X (3.82)



For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.

#### 7.3 Recommended Stencil Opening (0.125 mm Stencil Thickness)



#### Notes:

- 1. This package is designed to be soldered to a thermal pad on the board. See application notes, *PowerPAD Thermally Enhanced Package* (SLMA002) and *PowerPAD Made Easy* (SLMA004) for more information.
- 2. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 3. Board assembly site may have different recommendations for stencil design.

Product Folder Links, CCD40536

Copyright © 2016, Texas Instruments Incorporated



#### PACKAGE OPTION ADDENDUM

1-Apr-2016

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CSD18535KTT	ACTIVE	DDPAK/ TO-263	KTT	3	500	Pb-Free (RoHS Exempt)	CU SN	Level-2-260C-1 YEAR	-55 to 175	CSD18535KTT	Samples
CSD18535KTTT	ACTIVE	DDPAK/ TO-263	KTT	3	50	TBD	Call TI	Call TI	-55 to 175		Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

# KTT (R-PSFM-G3)

## PLASTIC FLANGE-MOUNT PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.
- ⚠ Falls within JEDEC T0—263 variation AA, except minimum lead thickness and minimum exposed pad length.

