


Sample &

Buv





SDLS032H - DECEMBER 1983 - REVISED SEPTEMBER 2016

## SNx407 and SNx417 Hex Buffers and Drivers With Open-Collector High-Voltage Outputs

Technical

Documents

#### 1 Features

- Convert TTL Voltage Levels to MOS Levels
- High Sink-Current Capability Design
- Open-Collector Driver for Indicator Lamps
- Inputs Fully Compatible With Most TTL Circuits
- On Products Compliant to MIL-PRF-38535. All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

## 2 Applications

- Audio Docks: Portable •
- Blu-ray Disc<sup>®</sup> Players and Home Theaters
- MP3 Players or Recorders .
- Personal Digital Assistants (PDAs)
- Power: Telecom and Server AC or DC Supply: Single Controllers: Analog and Digital
- Solid-State Drive (SSD): Client and Enterprise
- TV: LCD, Digital, and High-Definition (HDTV)
- Tablets: Enterprise
- Video Analytics: Servers
- Wireless Headsets, Keyboards, and Mice

## 3 Description

Tools &

Software

These TTL hex buffers and drivers feature highvoltage open-collector outputs for interfacing with high-level circuits (such as MOS) or for driving highcurrent loads (such as lamps or relays), and also are characterized for use as buffers for driving TTL inputs. The SN5407 and SN7407 devices have minimum breakdown voltages of 30 V, and the SN5417 and SN7417 devices have minimum breakdown voltages of 15 V. The maximum sink current is 30 mA for the SN5407 and SN5417 devices and 40 mA for the SN7407 and SN7417 devices.

Support &

Community

20

These devices perform the Boolean function Y = A in positive logic.

These circuits are completely compatible with most TTL families. Inputs are diode clamped to minimize transmission-line effects, which simplifies design. Typical power dissipation is 145 mW, and average propagation delay time is 14 ns.

## Device Information<sup>(1)</sup>

| PART NUMBER         | PACKAGE   | BODY SIZE (NOM)    |
|---------------------|-----------|--------------------|
| SNx407J,<br>SNx417J | CDIP (14) | 19.56 mm × 6.92 mm |
| SN74x7D             | SOIC (14) | 8.65 mm × 3.91 mm  |
| SN74x7N             | PDIP (14) | 19.30 mm × 6.35 mm |
| SNJ5407FK           | LCCC (20) | 8.89 mm × 8.89 mm  |
| SNJ5407W            | CFP (14)  | 9.21 mm × 5.97 mm  |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Logic Diagram, Each Buffer and Driver (Positive Logic)



Texas Instruments Incorporated



2

## **Table of Contents**

| 1 | Feat           | tures 1                            |  |  |  |  |  |  |
|---|----------------|------------------------------------|--|--|--|--|--|--|
| 2 | Applications 1 |                                    |  |  |  |  |  |  |
| 3 | Des            | cription 1                         |  |  |  |  |  |  |
| 4 | Rev            | ision History 2                    |  |  |  |  |  |  |
| 5 | Pin            | Configuration and Functions 3      |  |  |  |  |  |  |
| 6 | Spe            | cifications 4                      |  |  |  |  |  |  |
|   | 6.1            | Absolute Maximum Ratings 4         |  |  |  |  |  |  |
|   | 6.2            | ESD Ratings 4                      |  |  |  |  |  |  |
|   | 6.3            | Recommended Operating Conditions 4 |  |  |  |  |  |  |
|   | 6.4            | Thermal Information 5              |  |  |  |  |  |  |
|   | 6.5            | Electrical Characteristics 5       |  |  |  |  |  |  |
|   | 6.6            | Switching Characteristics 5        |  |  |  |  |  |  |
|   | 6.7            | Typical Characteristics 6          |  |  |  |  |  |  |
| 7 | Para           | ameter Measurement Information7    |  |  |  |  |  |  |
| 8 | Deta           | ailed Description 8                |  |  |  |  |  |  |
|   | 8.1            | Overview 8                         |  |  |  |  |  |  |
|   | 8.2            | Functional Block Diagram 8         |  |  |  |  |  |  |
|   | 8.3            | Feature Description 8              |  |  |  |  |  |  |
|   |                |                                    |  |  |  |  |  |  |

|    | 8.4  | Device Functional Modes                            |
|----|------|--|
| 9  | App  | lication and Implementation9                       |
|    | 9.1  | Application Information                            |
|    | 9.2  | Typical Application                                |
| 10 | Pow  | er Supply Recommendations 10                       |
| 11 |      | out  |
|    |      | Layout Guidelines 10                               |
|    | 11.2 | Layout Example 10                                  |
| 12 | Dev  | ice and Documentation Support 11                   |
|    | 12.1 | Documentation Support 11                           |
|    | 12.2 | Related Links 11                                   |
|    | 12.3 | Receiving Notification of Documentation Updates 11 |
|    | 12.4 | Community Resources 11                             |
|    | 12.5 | Trademarks 11                                      |
|    | 12.6 | Electrostatic Discharge Caution 11                 |
|    | 12.7 | Glossary 11  |
| 13 |      | hanical, Packaging, and Orderable<br>mation 12     |

## **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision G (May 2004) to Revision H

#### Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation . section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Changed R<sub>0JA</sub> values for SN7404: D (SOIC) from 86 to 86.8, N (PDIP) from 80 to 52.1, and NS (SO) from 76 to 85.9..... 5

Product Folder Links: SN5407 SN5417 SN7407 SN7417


#### Copyright © 1983–2016, Texas Instruments Incorporated


Page

www.ti.com



## 5 Pin Configuration and Functions





NC - No internal connection

| Pin Functions   |                          |                        |     |             |  |  |  |  |
|-----------------|--------------------------|------------------------|-----|-------------|--|--|--|--|
|                 | PIN                      |                        |     |             |  |  |  |  |
| NAME            | SOIC, PDIP,<br>CDIP, CFP | LCCC                   | I/O | DESCRIPTION |  |  |  |  |
| 1A              | 1                        | 2                      | I   | Input 1     |  |  |  |  |
| 1Y              | 2                        | 3                      | 0   | Output 1    |  |  |  |  |
| 2A              | 3                        | 4                      | Ι   | Input 2     |  |  |  |  |
| 2Y              | 4                        | 6                      | 0   | Output 2    |  |  |  |  |
| ЗA              | 5                        | 8                      | I   | Input 3     |  |  |  |  |
| 3Y              | 6                        | 9                      | 0   | Output 3    |  |  |  |  |
| 4A              | 9                        | 13                     | I   | Input 4     |  |  |  |  |
| 4Y              | 8                        | 12                     | 0   | Output 4    |  |  |  |  |
| 5A              | 11                       | 16                     | I   | Input 5     |  |  |  |  |
| 5Y              | 10                       | 14                     | 0   | Output 5    |  |  |  |  |
| 6A              | 13                       | 19                     | I   | Input 6     |  |  |  |  |
| 6Y              | 12                       | 18                     | 0   | Output 6    |  |  |  |  |
| GND             | 7                        | 10                     |     | Ground Pin  |  |  |  |  |
| NC              | _                        | 1, 5, 7, 11, 15,<br>17 | _   | No Connect  |  |  |  |  |
| V <sub>CC</sub> | 14                       | 20                     |     | Power Pin   |  |  |  |  |

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                  |                                  |                | MIN | MAX | UNIT |  |
|------------------|----------------------------------|----------------|-----|-----|------|--|
| $V_{CC}$         | Supply voltage                   |                |     | 7   | V    |  |
| VI               | Input voltage <sup>(2)</sup>     |                |     | 5.5 | V    |  |
| (2)              | Output voltage $\binom{2}{3}$    | SN5407, SN7407 |     | 30  | V    |  |
| Vo               | Output voltage <sup>(2)(3)</sup> | SN5417, SN7417 |     | 15  | V    |  |
| TJ               | Junction temperature             |                |     | 150 | °C   |  |
| T <sub>stg</sub> | Storage temperature              |                | -65 | 150 | °C   |  |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values are with respect to GND.

(3) This is the maximum voltage that can safely be applied to any output when it is in the OFF state.

### 6.2 ESD Ratings

|  |  | VALUE   | UNIT  |  |  |
|--|--|---|---|--|--|
| AND SN7417                                 |  |   |   |  |  |
| V <sub>(ESD)</sub> Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              |   | N/  |  |  |
|  | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±1000   | v   |  |  |
| SN5407 AND SN5417                          |  |   |   |  |  |
| Electrostatic discharge                    | Human-body model (HBM)   | ±2000   | V   |  |  |
|  | Electrostatic discharge  | Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup> Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> AND SN5417 | AND SN7417<br>Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup> ±2000<br>Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> ±1000<br>AND SN5417 |  |  |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                 |                                |                | MIN  | NOM | MAX  | UNIT |
|-----------------|--------------------------------|----------------|------|-----|------|------|
|                 | Supply voltage                 | SN5407, SN5417 | 4.5  | 5   | 5.5  | V    |
| V <sub>CC</sub> | Supply voltage                 | SN7407, SN7417 | 4.75 | 5   | 5.25 | v    |
| VIH             | High-level input voltage       |                | 2    |     |      | V    |
| VIL             | Low-level input voltage        |                |      |     | 0.8  | V    |
|                 | Ligh lovel output veltage      | SN5407, SN7407 |      |     | 30   | V    |
| V <sub>OH</sub> | High-level output voltage      | SN5417, SN7417 |      |     | 15   |      |
|                 |                                | SN5407, SN5417 |      |     | 30   | ~^^  |
| IOL             | Low-level output current       | SN7407, SN7417 |      |     | 40   | mA   |
| T <sub>A</sub>  |                                | SN5407, SN5417 | -55  |     | 125  | °C   |
|                 | Operating free-air temperature | SN7407, SN7417 | 0    |     | 70   |      |

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See Implications of Slow or Floating CMOS Inputs,.

4

#### 6.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |   | SN7407   |          |         | SN7      |          |      |
|-------------------------------|---|----------|----------|---------|----------|----------|------|
|                               |   | D (SOIC) | N (PDIP) | NS (SO) | D (SOIC) | N (PDIP) | UNIT |
|                               |   | 14 PINS  | 14 PINS  | 14 PINS | 14 PINS  | 14 PINS  |      |
| $R_{\theta JA}$               | Junction-to-ambient thermal resistance <sup>(2)</sup> | 86.8     | 52.1     | 85.9    | 88.8     | 52.1     | °C/W |
| $R_{\theta JC(top)}$          | Junction-to-case (top) thermal resistance             | 47.1     | 39.4     | 43.9    | 50.4     | 39.4     | °C/W |
| $R_{\theta JB}$               | Junction-to-board thermal resistance                  | 41       | 32       | 44.7    | 43       | 32       | °C/W |
| ΨJT                           | Junction-to-top characterization parameter            | 15.6     | 24.2     | 14.6    | 16.5     | 24.2     | °C/W |
| Ψјв                           | Junction-to-board characterization parameter          | 40.8     | 31.8     | 44.4    | 42.8     | 31.8     | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

The package thermal impedance is calculated in accordance with JESD 51-7. (2)

## 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

|                  | PARAMETER   | TEST CONDITIONS                         |   | MIN | TYP | MAX  | UNIT |
|------------------|---|---|---|-----|-----|------|------|
| VIK              | Input clamp voltage                               | $V_{CC} = MIN, I_I =$                   | = –12 mA                                |     |     | -1.5 | V    |
|                  |   | I <sub>OL</sub> = 16 mA                 |   |     | 0.4 |      |      |
| V <sub>OL</sub>  | Low-level output voltage                          | $V_{CC} = MIN,$<br>$V_{II} = 0.8 V$     | I <sub>OL</sub> = 30 mA, SN5407, SN5417 |     |     | 0.7  | V    |
|                  | 1 = 0.0 T   | I <sub>OL</sub> = 40 mA, SN7407, SN7417 |   |     | 0.7 |      |      |
|                  | High lovel output ourrent                         | $V_{CC} = MIN,$                         | V <sub>OH</sub> = 30 V, SN5407, SN7407  |     |     | 0.25 | mA   |
| ЮН               | $I_{OH}$ High-level output current $V_{IH} = 2 V$ | $V_{IH} = 2 V$                          | V <sub>OH</sub> = 15 V, SN5417, SN7417  |     |     | 0.25 | mA   |
| I <sub>I</sub>   | Input current                                     | $V_{CC} = MAX, V_{I}$                   | = 5.5 V                                 |     |     | 1    | mA   |
| I <sub>IH</sub>  | High-level input current                          | $V_{CC} = MAX, V_{I}$                   | <sub>H</sub> = 2.4 V                    |     |     | 40   | μA   |
| IIL              | Low-level input current                           | $V_{CC} = MAX, V_{I}$                   | $V_{CC} = MAX, V_{IL} = 0.4 V$          |     |     | -1.6 | mA   |
| I <sub>CCH</sub> | High-level supply current                         | $V_{CC} = MAX$                          | V <sub>CC</sub> = MAX                   |     | 29  | 41   | mA   |
| I <sub>CCL</sub> | Low-level supply current                          | $V_{CC} = MAX$                          | V <sub>CC</sub> = MAX                   |     | 21  | 30   | mA   |

(1) All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ . (2) For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

### 6.6 Switching Characteristics


 $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$  (see Figure 2)

| PARAMETER        | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS                                | MIN | TYP | MAX | UNIT |
|------------------|--------------|-------------|--|-----|-----|-----|------|
| t <sub>PLH</sub> | ^            | V           |  |     | 6   | 10  | 20   |
| t <sub>PHL</sub> | A            | Y           | R <sub>L</sub> = 110 Ω, C <sub>L</sub> = 15 pF |     | 20  | 30  | ns   |
| t <sub>PLH</sub> | •            | X           |  |     |     | 15  |      |
| t <sub>PHL</sub> | A            | ř           | $R_L = 150 \Omega$ , $C_L = 50 pF$             |     |     | 26  | ns   |

Texas Instruments

www.ti.com

## 6.7 Typical Characteristics




6




#### SN5407, SN5417, SN7407, SN7417 SDLS032H – DECEMBER 1983 – REVISED SEPTEMBER 2016

### 7 Parameter Measurement Information



- B. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  7 ns, t<sub>f</sub>  $\leq$  7 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.




### 8 Detailed Description

### 8.1 Overview

The SN74x7 is a high sink current capable open-collector buffer. This device is high-voltage tolerant on the output of up to 30 V on the SNx407 model and 15 V on the SNx417 model. The SN74x7 is also useful for converting TTL voltage levels to MOS levels.

### 8.2 Functional Block Diagram



Resister values shown are nominal.

Figure 3. Schematic

## 8.3 Feature Description

The SNx407 and SNx417 devices are ideal for high voltage outputs. The SNx407 device has a maximum output voltage 30 V and the SNx417 device has a maximum output voltage 15 V.

The high sink current is up to 40 mA for the SN74x7.

## 8.4 Device Functional Modes

Table 1 lists the functions of the devices.

### Table 1. Function Table

| INPUT<br>A | OUTPUT<br>Y |
|------------|-------------|
| Н          | High-Z      |
| L          | L           |



### 9 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The SN74x7 device is a high-drive, open-collector device that is used for multiple buffer-type functions. The device produces 30 mA of drive current. Therefore, this device is ideal for driving multiple inputs and for high-speed applications up to 100 MHz. The outputs are high voltage tolerant up to 30 V for the SNx407.

#### 9.2 Typical Application



Copyright © 2016 Texas Instruments Incorporated

Figure 4. Typical Application Diagram

#### 9.2.1 Design Requirements

Avoid bus contention because it can drive currents that would exceed maximum limits. The high drive also creates fast edges into light loads; therefore, routing and load conditions must be considered to prevent ringing.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - Rise time and fall time specs: See t<sub>PHL</sub> and t<sub>PLH</sub> in *Switching Characteristics*.
  - Specified high and low levels: See V<sub>IH</sub> and V<sub>IL</sub> in *Recommended Operating Conditions*.
- 2. Recommend Output Conditions
  - Load currents must not exceed 30 mA.
  - Outputs must not be pulled above 30 V for the SNx407 device.

TEXAS INSTRUMENTS

www.ti.com

#### **Typical Application (continued)**

#### 9.2.3 Application Curve




Figure 5. V<sub>OL</sub> vs I<sub>OL</sub>

### **10 Power Supply Recommendations**

The power supply can be any voltage between the minimum and maximum supply voltage rating (see *Recommended Operating Conditions*).

Each V<sub>CC</sub> pin must have a good bypass capacitor to prevent power disturbance. TI recommends 0.1  $\mu$ F for devices with a single supply. If there are multiple V<sub>CC</sub> pins, then TI recommends 0.01  $\mu$ F or 0.022  $\mu$ F for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1  $\mu$ F and a 1  $\mu$ F are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.


#### 11 Layout

#### 11.1 Layout Guidelines

When using multiple bit logic devices inputs must never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 6 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they are tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver.

#### 11.2 Layout Example





## **12 Device and Documentation Support**

### **12.1** Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs, (SCBA004)

### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

| PARTS  | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL<br>DOCUMENTS | TOOLS &<br>SOFTWARE | SUPPORT &<br>COMMUNITY |
|--------|----------------|--------------|------------------------|---------------------|------------------------|
| SN5407 | Click here     | Click here   | Click here             | Click here          | Click here             |
| SN5417 | Click here     | Click here   | Click here             | Click here          | Click here             |
| SN7407 | Click here     | Click here   | Click here             | Click here          | Click here             |
| SN7417 | Click here     | Click here   | Click here             | Click here          | Click here             |

#### Table 2. Related Links

#### **12.3 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me*to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### **12.4 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.5 Trademarks

E2E is a trademark of Texas Instruments. Blu-ray Disc is a registered trademark of Blue-ray Disc Association. All other trademarks are the property of their respective owners.

#### 12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.



17-Mar-2017

## **PACKAGING INFORMATION**

| Orderable Device | Status | Package Type |         | Pins |      | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Device Marking       | Samples |
|------------------|--------|--------------|---------|------|------|----------------------------|------------------|--------------------|--------------|----------------------|---------|
|                  | (1)    |              | Drawing |      | Qty  | (2)                        | (6)              | (3)                |              | (4/5)                |         |
| JM38510/00803BCA | ACTIVE | CDIP         | J       | 14   | 1    | TBD                        | A42              | N / A for Pkg Type | -55 to 125   | JM38510/<br>00803BCA | Samples |
| JM38510/00803BDA | ACTIVE | CFP          | W       | 14   | 1    | TBD                        | A42              | N / A for Pkg Type | -55 to 125   | JM38510/<br>00803BDA | Samples |
| M38510/00803BCA  | ACTIVE | CDIP         | J       | 14   | 1    | TBD                        | A42              | N / A for Pkg Type | -55 to 125   | JM38510/<br>00803BCA | Samples |
| M38510/00803BDA  | ACTIVE | CFP          | W       | 14   | 1    | TBD                        | A42              | N / A for Pkg Type | -55 to 125   | JM38510/<br>00803BDA | Samples |
| SN5407J          | ACTIVE | CDIP         | J       | 14   | 1    | TBD                        | A42              | N / A for Pkg Type | -55 to 125   | SN5407J              | Samples |
| SN5417J          | ACTIVE | CDIP         | J       | 14   | 1    | TBD                        | A42              | N / A for Pkg Type | -55 to 125   | SN5417J              | Samples |
| SN7407D          | ACTIVE | SOIC         | D       | 14   | 50   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 7407                 | Samples |
| SN7407DE4        | ACTIVE | SOIC         | D       | 14   | 50   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 7407                 | Samples |
| SN7407DG4        | ACTIVE | SOIC         | D       | 14   | 50   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 7407                 | Samples |
| SN7407DR         | ACTIVE | SOIC         | D       | 14   | 2500 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 7407                 | Samples |
| SN7407DRE4       | ACTIVE | SOIC         | D       | 14   | 2500 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 7407                 | Samples |
| SN7407DRG4       | ACTIVE | SOIC         | D       | 14   | 2500 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 7407                 | Samples |
| SN7407N          | ACTIVE | PDIP         | N       | 14   | 25   | Pb-Free<br>(RoHS)          | CU NIPDAU        | N / A for Pkg Type | 0 to 70      | SN7407N              | Samples |
| SN7407NE4        | ACTIVE | PDIP         | N       | 14   | 25   | Pb-Free<br>(RoHS)          | CU NIPDAU        | N / A for Pkg Type | 0 to 70      | SN7407N              | Samples |
| SN7407NSR        | ACTIVE | SO           | NS      | 14   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | SN7407               | Samples |
| SN7407NSRE4      | ACTIVE | SO           | NS      | 14   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | SN7407               | Samples |
| SN7407NSRG4      | ACTIVE | SO           | NS      | 14   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | SN7407               | Samples |



17-Mar-2017

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|---------|----------------------------|------------------|--------------------|--------------|----------------|---------|
|                  | (1)    |              | Drawing |      | Qty     | (2)                        | (6)              | (3)                |              | (4/5)          |         |
| SN7417D          | ACTIVE | SOIC         | D       | 14   | 50      | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 7417           | Samples |
| SN7417DR         | ACTIVE | SOIC         | D       | 14   | 2500    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 7417           | Samples |
| SN7417N          | ACTIVE | PDIP         | Ν       | 14   | 25      | Pb-Free<br>(RoHS)          | CU NIPDAU        | N / A for Pkg Type | 0 to 70      | SN7417N        | Samples |
| SN7417NE4        | ACTIVE | PDIP         | Ν       | 14   | 25      | Pb-Free<br>(RoHS)          | CU NIPDAU        | N / A for Pkg Type | 0 to 70      | SN7417N        | Samples |
| SNJ5407FK        | ACTIVE | LCCC         | FK      | 20   | 1       | TBD                        | POST-PLATE       | N / A for Pkg Type | -55 to 125   | SNJ5407FK      | Samples |
| SNJ5407J         | ACTIVE | CDIP         | J       | 14   | 1       | TBD                        | A42              | N / A for Pkg Type | -55 to 125   | SNJ5407J       | Samples |
| SNJ5407W         | ACTIVE | CFP          | W       | 14   | 1       | TBD                        | A42              | N / A for Pkg Type | -55 to 125   | SNJ5407W       | Samples |
| SNJ5417J         | ACTIVE | CDIP         | J       | 14   | 1       | TBD                        | A42              | N / A for Pkg Type | -55 to 125   | SNJ5417J       | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



# PACKAGE OPTION ADDENDUM

17-Mar-2017

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN5407, SN5417, SN7407, SN7417 :

• Catalog: SN7407, SN7417

• Military: SN5407, SN5417

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| Device    | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|-----------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN7407DR  | SOIC            | D                  | 14 | 2500 | 330.0                    | 16.4                     | 6.5        | 9.0        | 2.1        | 8.0        | 16.0      | Q1               |
| SN7407DR  | SOIC            | D                  | 14 | 2500 | 330.0                    | 16.4                     | 6.5        | 9.0        | 2.1        | 8.0        | 16.0      | Q1               |
| SN7407NSR | SO              | NS                 | 14 | 2000 | 330.0                    | 16.4                     | 8.2        | 10.5       | 2.5        | 12.0       | 16.0      | Q1               |
| SN7417DR  | SOIC            | D                  | 14 | 2500 | 330.0                    | 16.4                     | 6.5        | 9.0        | 2.1        | 8.0        | 16.0      | Q1               |

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

11-Feb-2014



\*All dimensions are nominal

| Device    | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-----------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN7407DR  | SOIC         | D               | 14   | 2500 | 333.2       | 345.9      | 28.6        |
| SN7407DR  | SOIC         | D               | 14   | 2500 | 367.0       | 367.0      | 38.0        |
| SN7407NSR | SO           | NS              | 14   | 2000 | 367.0       | 367.0      | 38.0        |
| SN7417DR  | SOIC         | D               | 14   | 2500 | 367.0       | 367.0      | 38.0        |

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F14



## **GENERIC PACKAGE VIEW**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



## J0014A



## **PACKAGE OUTLINE**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



## J0014A

## **EXAMPLE BOARD LAYOUT**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated