


# SN54ABT125, SN74ABT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS


SCBS182I – FEBRUARY 1997 – REVISED NOVEMBER 2002

- Typical  $V_{OLP}$  (Output Ground Bounce) <math><1\text{ V}</math> at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- $I_{off}$  and Power-Up 3-State Support Hot Insertion
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)


SN54ABT125 . . . J OR W PACKAGE  
SN74ABT125 . . . D, DB, N, NS,  
OR PW PACKAGE  
(TOP VIEW)



SN74ABT125 . . . RGY PACKAGE  
(TOP VIEW)



SN54ABT125 . . . FK PACKAGE  
(TOP VIEW)



NC – No internal connection

## description/ordering information

The 'ABT125 quadruple bus buffer gates feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable ( $\overline{OE}$ ) input is high.

These devices are fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

## ORDERING INFORMATION

| $T_A$          | PACKAGE†      |               | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|---------------|---------------|-----------------------|------------------|
| -40°C to 85°C  | PDIP – N      | Tube          | SN74ABT125N           | SN74ABT125N      |
|                | QFN – RGY     | Tape and reel | SN74ABT125RGYR        | AB125            |
|                | SOIC – D      | Tube          | SN74ABT125D           | ABT125           |
|                |               | Tape and reel | SN74ABT125DR          |                  |
|                | SOP – NS      | Tape and reel | SN74ABT125NSR         | ABT125           |
|                | SSOP – DB     | Tape and reel | SN74ABT125DBR         | AB125            |
| TSSOP – PW     | Tape and reel | SN74ABT125PWR | AB125                 |                  |
| -55°C to 125°C | CDIP – J      | Tube          | SNJ54ABT125J          | SNJ54ABT125J     |
|                | CFP – W       | Tube          | SNJ54ABT125W          | SNJ54ABT125W     |
|                | LCCC – FK     | Tube          | SNJ54ABT125FK         | SNJ54ABT125FK    |

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.


# SN54ABT125, SN74ABT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SCBS182I – FEBRUARY 1997 – REVISED NOVEMBER 2002

FUNCTION TABLE  
(each buffer)

| INPUTS |   | OUTPUT |
|--------|---|--------|
| OE     | A | Y      |
| L      | H | H      |
| L      | L | L      |
| H      | X | Z      |

## logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, N, NS, PW, RGY, and W packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

|   |                 |
|---|-----------------|
| Supply voltage range, $V_{CC}$  | -0.5 V to 7 V   |
| Input voltage range, $V_I$ (see Note 1)                                   | -0.5 V to 7 V   |
| Voltage range applied to any output in the high or power-off state, $V_O$ | -0.5 V to 5.5 V |
| Current into any output in the low state, $I_O$ : SN54ABT125              | 96 mA           |
| SN74ABT125  | 128 mA          |
| Input clamp current, $I_{IK}$ ( $V_I < 0$ )                               | -18 mA          |
| Output clamp current, $I_{OK}$ ( $V_O < 0$ )                              | -50 mA          |
| Package thermal impedance, $\theta_{JA}$ (see Note 2): D package          | 86°C/W          |
| (see Note 2): DB package  | 96°C/W          |
| (see Note 2): N package   | 80°C/W          |
| (see Note 2): NS package  | 76°C/W          |
| (see Note 2): PW package  | 113°C/W         |
| (see Note 3): RGY package   | 47°C/W          |
| Storage temperature range, $T_{stg}$                                      | -65°C to 150°C  |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.  
3. The package thermal impedance is calculated in accordance with JESD 51-5.

**SN54ABT125, SN74ABT125**  
**QUADRUPLE BUS BUFFER GATES**  
**WITH 3-STATE OUTPUTS**

SCBS182I – FEBRUARY 1997 – REVISED NOVEMBER 2002

**recommended operating conditions (see Note 4)**

|   | SN54ABT125 |                 | SN74ABT125 |                 | UNIT |
|---|------------|-----------------|------------|-----------------|------|
|   | MIN        | MAX             | MIN        | MAX             |      |
| V <sub>CC</sub> Supply voltage                | 4.5        | 5.5             | 4.5        | 5.5             | V    |
| V <sub>IH</sub> High-level input voltage      | 2          |                 | 2          |                 | V    |
| V <sub>IL</sub> Low-level input voltage       |            | 0.8             |            | 0.8             | V    |
| V <sub>I</sub> Input voltage                  | 0          | V <sub>CC</sub> | 0          | V <sub>CC</sub> | V    |
| I <sub>OH</sub> High-level output current     |            | -24             |            | -32             | mA   |
| I <sub>OL</sub> Low-level output current      |            | 48              |            | 64              | mA   |
| Δt/Δv      Input transition rise or fall rate |            | 10              |            | 10              | ns/V |
| Δt/ΔV <sub>CC</sub> Power-up ramp rate        | 200        |                 | 200        |                 | μs/V |
| T <sub>A</sub> Operating free-air temperature | -55        | 125             | -40        | 85              | °C   |

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



# SN54ABT125, SN74ABT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SCBS1821 – FEBRUARY 1997 – REVISED NOVEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER                | TEST CONDITIONS  | T <sub>A</sub> = 25°C   |                  |       | SN54ABT125 |       | SN74ABT125 |       | UNIT |
|--------------------------|--|---|------------------|-------|------------|-------|------------|-------|------|
|                          |  | MIN   | TYP†             | MAX   | MIN        | MAX   | MIN        | MAX   |      |
| V <sub>IK</sub>          | V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA                                     |   |                  | -1.2  |            | -1.2  |            | -1.2  | V    |
| V <sub>OH</sub>          | V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA                                     | 2.5   |                  |       | 2.5        |       | 2.5        |       | V    |
|                          | V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA                                       | 3   |                  |       | 3          |       | 3          |       |      |
|                          | V <sub>CC</sub> = 4.5 V  | I <sub>OH</sub> = -24 mA  | 2                |       |            | 2     |            |       |      |
| I <sub>OH</sub> = -32 mA |  | 2*  |                  |       |            |       | 2          |       |      |
| V <sub>OL</sub>          | V <sub>CC</sub> = 4.5 V  | I <sub>OL</sub> = 48 mA   |                  | 0.55  |            | 0.55  |            |       | V    |
|                          |  | I <sub>OL</sub> = 64 mA   |                  | 0.55* |            |       | 0.55       |       |      |
| V <sub>hys</sub>         |  |   | 100              |       |            |       |            |       | mV   |
| I <sub>I</sub>           | V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND                |   |                  | ±1    |            | ±1    |            | ±1    | μA   |
| I <sub>OZPU</sub>        | V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 V to 2.7 V, $\overline{OE} = X$   |   |                  | ±50   |            | ±50   |            | ±50   | μA   |
| I <sub>OZPD</sub>        | V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 V to 2.7 V, $\overline{OE} = X$   |   |                  | ±50   |            | ±50   |            | ±50   | μA   |
| I <sub>OZH</sub>         | V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, $\overline{OE} \geq 2 V$   |   |                  | 10    |            | 10    |            | 10    | μA   |
| I <sub>OZL</sub>         | V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, $\overline{OE} \geq 2 V$   |   |                  | -10   |            | -10   |            | -10   | μA   |
| I <sub>off</sub>         | V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V                        |   |                  | ±100  |            |       |            | ±100  | μA   |
| I <sub>CEX</sub>         | V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V                                      | Outputs high  |                  | 50    |            | 50    |            | 50    | μA   |
| I <sub>O‡</sub>          | V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V                                      | -50   | -100             | -200§ | -50        | -200§ | -50        | -200§ | mA   |
| I <sub>CC</sub>          | V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND | Outputs high  |                  | 1     | 250        | 250   | 250        | 250   | μA   |
|                          |  | Outputs low   |                  | 24    | 30         | 30    | 30         | 30    | mA   |
|                          |  | Outputs disabled  |                  | 0.5   | 250        | 250   | 250        | 250   | μA   |
| ΔI <sub>CC</sub> ¶       | Data inputs  | V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND | Outputs enabled  |       | 1.5        | 1.5   | 1.5        | 1.5   | mA   |
|                          |  |   | Outputs disabled |       | 0.05       | 0.05  | 0.05       | 0.05  |      |
|                          | Control inputs   | V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND |                  |       | 1.5        | 1.5   | 1.5        | 1.5   |      |
| C <sub>i</sub>           | V <sub>I</sub> = 2.5 V or 0.5 V  |   |                  | 3     |            |       |            |       | pF   |
| C <sub>o</sub>           | V <sub>O</sub> = 2.5 V or 0.5 V  |   |                  | 7     |            |       |            |       | pF   |

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This limit may vary among suppliers.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.



# SN54ABT125, SN74ABT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SCBS182I – FEBRUARY 1997 – REVISED NOVEMBER 2002

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| PARAMETER         | FROM<br>(INPUT) | TO<br>(OUTPUT) | $V_{CC} = 5\text{ V},$<br>$T_A = 25^\circ\text{C}$ |     |     | SN54ABT125 |     | SN74ABT125 |     | UNIT |
|-------------------|-----------------|----------------|--|-----|-----|------------|-----|------------|-----|------|
|                   |                 |                | MIN  | TYP | MAX | MIN        | MAX | MIN        | MAX |      |
| $t_{PLH}^\dagger$ | A               | Y              | 1  | 3.2 | 4.6 | 1          | 6   | 1          | 4.9 | ns   |
| $t_{PHL}^\dagger$ |                 |                | 1  | 2.5 | 4.6 | 1          | 6.2 | 1          | 4.9 |      |
| $t_{PZH}^\dagger$ | $\overline{OE}$ | Y              | 1  | 3.6 | 5   | 1          | 6   | 1          | 5.9 | ns   |
| $t_{PZL}^\dagger$ |                 |                | 1  | 2.5 | 6.2 | 1          | 7.5 | 1          | 6.8 |      |
| $t_{PHZ}$         | $\overline{OE}$ | Y              | 1  | 3.8 | 5.4 | 1          | 6.3 | 1          | 6.2 | ns   |
| $t_{PLZ}^\dagger$ |                 |                | 1  | 3.3 | 5.3 | 1          | 6.5 | 1          | 6.2 |      |

<sup>†</sup> This limit may vary among suppliers.

# SN54ABT125, SN74ABT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS


SCBS182I – FEBRUARY 1997 – REVISED NOVEMBER 2002

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


| TEST              | S1   |
|-------------------|------|
| $t_{PLH}/t_{PHL}$ | Open |
| $t_{PLZ}/t_{PZL}$ | 7 V  |
| $t_{PHZ}/t_{PZH}$ | Open |




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
  - The outputs are measured one at a time with one transition per measurement.
  - All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

**PACKAGING INFORMATION**

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2)         | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5)              | Samples                 |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|--------------------------------------|-------------------------|
| 5962-9676801Q2A  | ACTIVE        | LCCC         | FK              | 20   | 1           | TBD                     | POST-PLATE              | N / A for Pkg Type   | -55 to 125   | 5962-9676801Q2A<br>SNJ54ABT<br>125FK | <a href="#">Samples</a> |
| 5962-9676801QCA  | ACTIVE        | CDIP         | J               | 14   | 1           | TBD                     | A42                     | N / A for Pkg Type   | -55 to 125   | 5962-9676801QC<br>A<br>SNJ54ABT125J  | <a href="#">Samples</a> |
| 5962-9676801QDA  | ACTIVE        | CFP          | W               | 14   | 1           | TBD                     | A42                     | N / A for Pkg Type   | -55 to 125   | 5962-9676801QD<br>A<br>SNJ54ABT125W  | <a href="#">Samples</a> |
| SN74ABT125D      | ACTIVE        | SOIC         | D               | 14   | 50          | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | ABT125                               | <a href="#">Samples</a> |
| SN74ABT125DBR    | ACTIVE        | SSOP         | DB              | 14   | 2000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | AB125                                | <a href="#">Samples</a> |
| SN74ABT125DBRG4  | ACTIVE        | SSOP         | DB              | 14   | 2000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | AB125                                | <a href="#">Samples</a> |
| SN74ABT125DE4    | ACTIVE        | SOIC         | D               | 14   | 50          | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | ABT125                               | <a href="#">Samples</a> |
| SN74ABT125DG4    | ACTIVE        | SOIC         | D               | 14   | 50          | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | ABT125                               | <a href="#">Samples</a> |
| SN74ABT125DR     | ACTIVE        | SOIC         | D               | 14   | 2500        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | ABT125                               | <a href="#">Samples</a> |
| SN74ABT125DRE4   | ACTIVE        | SOIC         | D               | 14   | 2500        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | ABT125                               | <a href="#">Samples</a> |
| SN74ABT125DRG4   | ACTIVE        | SOIC         | D               | 14   | 2500        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | ABT125                               | <a href="#">Samples</a> |
| SN74ABT125N      | ACTIVE        | PDIP         | N               | 14   | 25          | Pb-Free (RoHS)          | CU NIPDAU               | N / A for Pkg Type   | -40 to 85    | SN74ABT125N                          | <a href="#">Samples</a> |
| SN74ABT125NE4    | ACTIVE        | PDIP         | N               | 14   | 25          | Pb-Free (RoHS)          | CU NIPDAU               | N / A for Pkg Type   | -40 to 85    | SN74ABT125N                          | <a href="#">Samples</a> |
| SN74ABT125NSR    | ACTIVE        | SO           | NS              | 14   | 2000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | ABT125                               | <a href="#">Samples</a> |
| SN74ABT125NSRG4  | ACTIVE        | SO           | NS              | 14   | 2000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | ABT125                               | <a href="#">Samples</a> |

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2)         | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5)              | Samples                 |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|--------------------------------------|-------------------------|
| SN74ABT125PW     | ACTIVE        | TSSOP        | PW              | 14   | 90          | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | AB125                                | <a href="#">Samples</a> |
| SN74ABT125PWE4   | ACTIVE        | TSSOP        | PW              | 14   | 90          | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | AB125                                | <a href="#">Samples</a> |
| SN74ABT125PWG4   | ACTIVE        | TSSOP        | PW              | 14   | 90          | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | AB125                                | <a href="#">Samples</a> |
| SN74ABT125PWR    | ACTIVE        | TSSOP        | PW              | 14   | 2000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | AB125                                | <a href="#">Samples</a> |
| SN74ABT125PWRE4  | ACTIVE        | TSSOP        | PW              | 14   | 2000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | AB125                                | <a href="#">Samples</a> |
| SN74ABT125PWRG4  | ACTIVE        | TSSOP        | PW              | 14   | 2000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | AB125                                | <a href="#">Samples</a> |
| SN74ABT125RGYR   | ACTIVE        | VQFN         | RGY             | 14   | 3000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 85    | AB125                                | <a href="#">Samples</a> |
| SN74ABT125RGYRG4 | ACTIVE        | VQFN         | RGY             | 14   | 3000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 85    | AB125                                | <a href="#">Samples</a> |
| SNJ54ABT125FK    | ACTIVE        | LCCC         | FK              | 20   | 1           | TBD                     | POST-PLATE              | N / A for Pkg Type   | -55 to 125   | 5962-9676801Q2A<br>SNJ54ABT<br>125FK | <a href="#">Samples</a> |
| SNJ54ABT125J     | ACTIVE        | CDIP         | J               | 14   | 1           | TBD                     | A42                     | N / A for Pkg Type   | -55 to 125   | 5962-9676801QC<br>A<br>SNJ54ABT125J  | <a href="#">Samples</a> |
| SNJ54ABT125W     | ACTIVE        | CFP          | W               | 14   | 1           | TBD                     | A42                     | N / A for Pkg Type   | -55 to 125   | 5962-9676801QD<br>A<br>SNJ54ABT125W  | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.



---

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN54ABT125, SN74ABT125 :**

● Catalog: [SN74ABT125](#)

● Military: [SN54ABT125](#)

NOTE: Qualified Version Definitions:

● Catalog - TI's standard catalog product

● Military - QML certified for Military and Defense Applications

**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**


|    |   |
|----|---|
| A0 | Dimension designed to accommodate the component width     |
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

**TAPE AND REEL INFORMATION**

\*All dimensions are nominal

| Device         | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN74ABT125DBR  | SSOP         | DB              | 14   | 2000 | 330.0              | 16.4               | 8.2     | 6.6     | 2.5     | 12.0    | 16.0   | Q1            |
| SN74ABT125DR   | SOIC         | D               | 14   | 2500 | 330.0              | 16.4               | 6.5     | 9.0     | 2.1     | 8.0     | 16.0   | Q1            |
| SN74ABT125DR   | SOIC         | D               | 14   | 2500 | 330.0              | 16.4               | 6.5     | 9.0     | 2.1     | 8.0     | 16.0   | Q1            |
| SN74ABT125NSR  | SO           | NS              | 14   | 2000 | 330.0              | 16.4               | 8.2     | 10.5    | 2.5     | 12.0    | 16.0   | Q1            |
| SN74ABT125PWR  | TSSOP        | PW              | 14   | 2000 | 330.0              | 12.4               | 6.9     | 5.6     | 1.6     | 8.0     | 12.0   | Q1            |
| SN74ABT125RGYR | VQFN         | RGY             | 14   | 3000 | 330.0              | 12.4               | 3.75    | 3.75    | 1.15    | 8.0     | 12.0   | Q1            |

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74ABT125DBR | SSOP         | DB              | 14   | 2000 | 367.0       | 367.0      | 38.0        |
| SN74ABT125DR  | SOIC         | D               | 14   | 2500 | 367.0       | 367.0      | 38.0        |
| SN74ABT125DR  | SOIC         | D               | 14   | 2500 | 333.2       | 345.9      | 28.6        |
| SN74ABT125NSR | SO           | NS              | 14   | 2000 | 367.0       | 367.0      | 38.0        |
| SN74ABT125PWR | TSSOP        | PW              | 14   | 2000 | 367.0       | 367.0      | 35.0        |
| SN74ABT125RGR | VQFN         | RGY             | 14   | 3000 | 367.0       | 367.0      | 35.0        |

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F14

J 14

**GENERIC PACKAGE VIEW**  
**CDIP - 5.08 mm max height**  
CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4040083-5/G

J0014A



# PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



4214771/A 05/2017

NOTES:

1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is hermetically sealed with a ceramic lid using glass frit.
4. Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
5. Falls within MIL-STD-1835 and GDIP1-T14.

# EXAMPLE BOARD LAYOUT

J0014A

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



LAND PATTERN EXAMPLE  
NON-SOLDER MASK DEFINED  
SCALE: 5X



4214771/A 05/2017

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - $\triangle C$  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  - $\triangle D$  Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
  - E. Falls within JEDEC MO-153

N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - The 20 pin end lead shoulder width is a vendor option, either half or full width.



FK (S-CQCC-N\*\*)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



| NO. OF TERMINALS ** | A                |                  | B                |                  |
|---------------------|------------------|------------------|------------------|------------------|
|                     | MIN              | MAX              | MIN              | MAX              |
| 20                  | 0.342<br>(8,69)  | 0.358<br>(9,09)  | 0.307<br>(7,80)  | 0.358<br>(9,09)  |
| 28                  | 0.442<br>(11,23) | 0.458<br>(11,63) | 0.406<br>(10,31) | 0.458<br>(11,63) |
| 44                  | 0.640<br>(16,26) | 0.660<br>(16,76) | 0.495<br>(12,58) | 0.560<br>(14,22) |
| 52                  | 0.740<br>(18,78) | 0.761<br>(19,32) | 0.495<br>(12,58) | 0.560<br>(14,22) |
| 68                  | 0.938<br>(23,83) | 0.962<br>(24,43) | 0.850<br>(21,6)  | 0.858<br>(21,8)  |
| 84                  | 1.141<br>(28,99) | 1.165<br>(29,59) | 1.047<br>(26,6)  | 1.063<br>(27,0)  |



4040140/D 01/11

- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package can be hermetically sealed with a metal lid.
  - Falls within JEDEC MS-004

RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



4203539-2/1 06/2011

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - QFN (Quad Flatpack No-Lead) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - △ F Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
  - Package complies to JEDEC MO-241 variation BA.

RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD

**THERMAL INFORMATION**

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-2/P 03/14

NOTE: All linear dimensions are in millimeters

RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



4208122-2/P 03/14

- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



# MECHANICAL DATA

NS (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.