











SN74LVC1G00

SCES212AB - APRIL 1999-REVISED APRIL 2014

# SN74LVC1G00 Single 2-Input Positive-NAND Gate

#### **Features**

- Available in the Ultra Small 0.64-mm<sup>2</sup> Package (DPW) With 0.5-mm Pitch
- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Provides Down Translation to V<sub>CC</sub>
- Max t<sub>od</sub> of 3.8 ns at 3.3 V
- Low Power Consumption, 10-µA Max I<sub>CC</sub>
- ±24-mA Output Drive at 3.3 V
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back Drive Protection
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)

#### 2 Applications

- **AV Receiver**
- Audio Dock: Portable
- Blu-ray Player and Home Theater
- Embedded PC
- MP3 Player/Recorder (Portable Audio)
- Personal Digital Assistant (PDA)
- Power: Telecom/Server AC/DC Supply: Single Controller: Analog and Digital
- Solid State Drive (SSD): Client and Enterprise
- TV: LCD/Digital and High-Definition (HDTV)
- **Tablet: Enterprise**
- Video Analytics: Server
- Wireless Headset, Keyboard, and Mouse

Simplified Schematic



#### 3 Description

This single 2-input positive-NAND gate is designed for 1.65-V to 5.5-V  $V_{CC}$  operation.

The SN74LVC1G00 performs the Boolean function  $Y = A \times B$  or Y = A + B in positive logic.

The CMOS device has high output drive while maintaining low static power dissipation over a broad V<sub>CC</sub> operating range.

The SN74LVC1G00 is available in a variety of packages, including the ultra-small DPW package with a body size of 0.8 mm × 0.8 mm.

#### Device Information<sup>(1)</sup>

DEVICE NAME	PACKAGE	BODY SIZE		
	SOT-23 (5)	2.9mm × 1.6mm		
	SC70 (5)	2.0mm x 1.25mm		
SN74LVC1G00	X2SON (4)	0.8mm × 0.8mm		
	SON (6)	1.45mm × 1.0mm		
	DSBGA (5)	1.41mm × 0.91mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.



### **Table of Contents**

1	Features 1	9	Detailed Description	
2	Applications 1		9.1 Overview	9
3	Description 1		9.2 Functional Block Diagram	9
4	Simplified Schematic 1		9.3 Feature Description	9
5	Revision History2		9.4 Device Functional Modes	
6	Pin Configuration and Functions	10	Application and Implementation	
7	Specifications3		10.1 Application Information	10
•	7.1 Absolute Maximum Ratings		10.2 Typical Application	10
	7.2 Handling Ratings	11	Power Supply Recommendations	11
	7.3 Recommended Operating Conditions	12	Layout	1 <sup>2</sup>
	7.4 Thermal Information		12.1 Layout Guidelines	11
	7.5 Electrical Characteristics		12.2 Layout Example	1º
	7.6 Switching Characteristics, C <sub>1</sub> = 15 pF	13	Device and Documentation Support	12
	7.7 Switching Characteristics, –40°C to 85°C5		13.1 Trademarks	12
	7.8 Switching Characteristics, –40°C to 125°C5		13.2 Electrostatic Discharge Caution	13
	7.9 Operating Characteristics		13.3 Glossary	13
	7.10 Typical Characteristics	14	Mechanical, Packaging, and Orderable	
8	Parameter Measurement Information 7		Information	12

### 5 Revision History

CI	hanges from Revision AA (March 2014) to Revision AB	Page
•	Added Pin Functions table.	
•	Updated Handling Ratings table.	3
	Added Thermal Information table.	
•	Added Typical Characteristics.	(
•	Added Detailed Description section.	
•	Added Application and Implementation section.	10
•	Added Power Supply Recommendations section.	11
•	Added Layout section.	1′


C	hanges from Revision Z (November 2014) to Revision AA	Page
•	Added Applications section.	1
•	Added Device Information table.	1
•	Added T <sub>stg</sub> to Handling Ratings table.	3

Changes from Revision Y (September 2013) to Revision Z				
•	Changed document Features.			

CI	Page	
•	Extended operating temperature from 85°C to 125°C.	4



#### 6 Pin Configuration and Functions



#### **Pin Functions**

PIN				
NAME	DBV, DCK, DRL, YZP	DRY, DSF	DPW	DESCRIPTION
Α	1	1	2	Input
В	2	2	1	Input
GND	3	3	3	Ground
Υ	4	4	4	Output
V <sub>cc</sub>	5	6	5	Power pin
NC		5		Not connected

### 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range	Supply voltage range			V
$V_{I}$	Input voltage range			6.5	V
Vo	Voltage range applied to any output in the high-impedance or power-off state (2)			6.5	V
Vo	Voltage range applied to any output in the high or low state (2)(3)		-0.5	V <sub>CC</sub> + 0.5	V
$I_{IK}$	Input clamp current	V <sub>1</sub> < 0		<b>-</b> 50	mA
I <sub>OK</sub>	Output clamp current V <sub>O</sub> < 0			-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	Storage temperature range		150	°C
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	0	2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The value of V<sub>CC</sub> is provided in the Recommended Operating Conditions table.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 7.3 Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT			
\ /	Committee	Operating	1.65	5.5	V			
$V_{CC}$	Supply voltage	Data retention only	1.5		V			
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>					
	I Park Javas Computer at the ma	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7					
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	2		V			
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.7 × V <sub>CC</sub>					
/ <sub>I</sub> I		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>				
		V <sub>CC</sub> = 2.3 V to 2.7 V		0.7				
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		0.8	V			
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.3 × V <sub>CC</sub>					
VI	Input voltage		0	5.5	V			
Vo	Output voltage		0	V <sub>CC</sub>	V			
	High-level output current	V <sub>CC</sub> = 1.65 V		-4				
		V <sub>CC</sub> = 2.3 V		-8				
I <sub>OH</sub>		V 6V		-16	mA			
		V <sub>CC</sub> = 3 V		-24				
		V <sub>CC</sub> = 4.5 V		-32				
		V <sub>CC</sub> = 1.65 V		4				
		V <sub>CC</sub> = 2.3 V		8				
l <sub>OL</sub>	Low-level output current	v		16	mA			
		V <sub>CC</sub> = 3 V		24				
		V <sub>CC</sub> = 4.5 V		32				
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$		20				
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V			
	•	$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$						
T <sub>A</sub>	Operating free-air temperature	,	-40	125	°C			

<sup>(1)</sup> All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### 7.4 Thermal Information

	morman imormation							
			SN74LVC1G00					
	THERMAL METRIC <sup>(1)</sup>	DBV	DCK	DRL	DRY	YZP	DPW	UNIT
		5 PINS	5 PINS	5 PINS	6 PINS	5 PINS	4 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	229	278	243	439	130	340	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	164	93	78	277	54	215	
$R_{\theta JB}$	Junction-to-board thermal resistance	62	65	78	271	51	294	°C/W
ΨЈТ	Junction-to-top characterization parameter	44	2	10	84	1	41	*C/VV
$\Psi_{JB}$	Junction-to-board characterization parameter	62	64	77	271	50	294	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	-	_	_	-	_	250	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>cc</sub>	–40°C to 85°C			RECOMMENDED -40°C to 125°C			UNIT	
				MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP <sup>(1)</sup>	MAX		
		I <sub>OH</sub> = -100 μA	1.65 V to 5.5 V	V <sub>CC</sub> - 0.1			V <sub>CC</sub> - 0.1				
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			1.2				
V <sub>OH</sub>	$I_{OH} = -8 \text{ mA}$	2.3 V	1.9			1.9			V		
	I <sub>OH</sub> = -16 mA	3 V	2.4			2.4			V		
		I <sub>OH</sub> = -24 mA	3 V	2.3			2.3				
		$I_{OH} = -32 \text{ mA}$	4.5 V	3.8			3.8				
		I <sub>OL</sub> = 100 μA	1.65 V to 5.5 V			0.1			0.1		
		I <sub>OL</sub> = 4 mA	1.65 V			0.45			0.45	V	
.,		I <sub>OL</sub> = 8 mA	2.3 V			0.3			0.3		
V <sub>OL</sub>		I <sub>OL</sub> = 16 mA	3 V			0.4			0.4	V	
		I <sub>OL</sub> = 24 mA	3 V			0.55			0.55		
		I <sub>OL</sub> = 32 mA	4.5 V			0.55			0.55		
I	A or B inputs	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±5			±5	μΑ	
I <sub>off</sub>		$V_I$ or $V_O = 5.5 \text{ V}$	0			±10			±10	μΑ	
I <sub>CC</sub>		$V_I = 5.5 \text{ V or GND}$ $I_O = 0$	1.65 V to 5.5 V			10			10	μΑ	
ΔI <sub>CC</sub>		One input at $V_{CC} - 0.6 \text{ V}$ , Other inputs at $V_{CC}$ or GND	3 V to 5.5 V			500			500	μΑ	
Ci		$V_I = V_{CC}$ or GND	3.3 V		4			4		pF	

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

### 7.6 Switching Characteristics, $C_L = 15 pF$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

						–40°C	to 85°C				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	Υ	2.2	7.2	0.9	4.4	0.8	3.8	0.8	3.4	ns

### 7.7 Switching Characteristics, -40°C to 85°C

over recommended operating free-air temperature range, C<sub>L</sub> = 30 pF or 50 pF (unless otherwise noted) (see Figure 4)

			−40°C to 85°C								
PARAMETER FROM (INPUT)		TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	Υ	3.1	9	1.3	5.5	1	4.7	1	4	ns

#### 7.8 Switching Characteristics, -40°C to 125°C

over recommended operating free-air temperature range, C<sub>L</sub> = 30 pF or 50 pF (unless otherwise noted) (see Figure 4)

			RECOMMENDED -40°C to 125°C								
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	Υ	3.1	9.7	1.3	5.8	1	5	1	4.3	ns
t <sub>pd</sub>	Α	Υ	2	6.4	1	4.2	0.7	3.3	0.7	3.1	ns





### 7.9 Operating Characteristics

 $T_A = 25^{\circ}C$ 

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	V <sub>CC</sub> = 5 V	UNIT	
		CONDITIONS	TYP	TYP	TYP	TYP		
$C_{pd}$	Power dissipation capacitance	f = 10 MHz	22	22	23	25	pF	

### 7.10 Typical Characteristics






Submit Documentation Feedback

Copyright © 1999–2014, Texas Instruments Incorporated




#### 8 Parameter Measurement Information



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
$t_{PLZ}/t_{PZL}$	$V_{\scriptscriptstyle LOAD}$
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

**LOAD CIRCUIT** 

.,	INI	PUTS		.,			.,
V <sub>cc</sub>	V,	t,/t,	V <sub>M</sub>	<b>V</b> <sub>LOAD</sub>	C <sub>L</sub>	R <sub>⊾</sub>	V <sub>A</sub>
1.8 V ± 0.15 V	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	15 pF	<b>1 M</b> Ω	0.15 V
$2.5 \text{ V} \pm 0.2 \text{ V}$	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	15 pF	<b>1 M</b> Ω	0.15 V
$3.3 \text{ V} \pm 0.3 \text{ V}$	3 V	≤2.5 ns	1.5 V	6 V	15 pF	<b>1 M</b> Ω	0.3 V
5 V ± 0.5 V	V <sub>cc</sub>	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	15 pF	<b>1 M</b> Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{\circ}$  = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{\mbox{\tiny PLZ}}$  and  $t_{\mbox{\tiny PHZ}}$  are the same as  $t_{\mbox{\tiny dis}}.$
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback




#### **Parameter Measurement Information (continued)**



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

**LOAD CIRCUIT** 

.,	INI	INPUTS		.,			.,
V <sub>cc</sub>	V,	t,/t,	V <sub>M</sub>	<b>V</b> <sub>LOAD</sub>	C <sub>L</sub>	R <sub>⊾</sub>	V <sub>A</sub>
1.8 V ± 0.15 V	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	30 pF	<b>1 k</b> Ω	0.15 V
$2.5~V~\pm~0.2~V$	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	30 pF	500 Ω	0.15 V
$3.3 \text{ V} \pm 0.3 \text{ V}$	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V ± 0.5 V	V <sub>cc</sub>	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	50 pF	500 Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \,\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $\dot{t}_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{\text{PLH}}^{\text{F2L}}$  and  $t_{\text{PHL}}^{\text{F2L}}$  are the same as  $t_{\text{pd}}^{\text{eff}}$
- H. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

Copyright © 1999–2014, Texas Instruments Incorporated



#### 9 Detailed Description

#### 9.1 Overview

The <u>SN74LVC1G00</u> device contains one 2-input positive-NAND gate and performs the Boolean function  $Y = \overline{A} \times \overline{B}$  or  $Y = \overline{A} + \overline{B}$ . This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The DPW package technology is a major breakthrough in IC packaging. Its tiny 0.64 mm square footprint saves significant board space over other package options while still retaining the traditional manufacturing friendly lead pitch of 0.5 mm.

#### 9.2 Functional Block Diagram



#### 9.3 Feature Description

- · Wide operating voltage range.
  - Operates from 1.65 V to 5.5 V.
- · Allows down voltage translation.
- Inputs accept voltages to 5.5 V.
- I<sub>off</sub> feature allows voltages on the inputs and outputs, when V<sub>CC</sub> is 0 V.

#### 9.4 Device Functional Modes

#### **Function Table**

INPL	ITS	OUTPUT
Α	В	Y
Н	Н	L
L	X	Н
X	L	Н




#### 10 Application and Implementation

#### 10.1 Application Information

The SN74LVC1G00 is a high drive CMOS device that can be used for implementing NAND logic with a high output drive, such as an LED application. It can produce 24 mA of drive current at 3.3 V making it Ideal for driving multiple outputs and good for high speed applications up to 100 MHz. The inputs are 5.5 V tolerant allowing it to translate down to  $V_{\rm CC}$ .

#### 10.2 Typical Application



#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - Rise time and fall time specs. See (Δt/ΔV) in Recommended Operating Conditions table.
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in Recommended Operating Conditions table.
  - Inputs are overvoltage tolerant allowing them to go as high as (V<sub>I</sub> max) in the Recommended Operating Conditions table at any valid V<sub>CC</sub>.

#### 2. Recommend Output Conditions


- Load currents should not exceed ( $I_O$  max) per output and should not exceed total current (continuous current through  $V_{CC}$  or GND) for the part. These limits are located in the Absolute Maximum Ratings table.
- Outputs should not be pulled above V<sub>CC</sub>.

Submit Documentation Feedback



# Typical Application (continued)

#### 10.2.3 Application Curves



#### 11 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in the Recommended Operating Conditions table.


Each Vcc pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply a 0.1-µF capacitor is recommended and if there are multiple Vcc pins then a 0.01-µF or 0.022-µF capacitor is recommended for each power pin. It is ok to parallel multiple bypass caps to reject different frequencies of noise. 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.


### 12 Layout

#### 12.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to Gnd or Vcc whichever make more sense or is more convenient.

#### 12.2 Layout Example







#### 13 Device and Documentation Support

#### 13.1 Trademarks

All trademarks are the property of their respective owners.

#### 13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LVC1G00


John Documentation Feedback



### **PACKAGE OUTLINE**

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

  4. The size and shape of this feature may vary.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

5. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.







7-Apr-2016

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	<b>Device Marking</b>	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LVC1G00DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(C005 ~ C00F ~ C00K ~ C00R) (C00H ~ C00P ~ C00S)	Sample
SN74LVC1G00DBVRE4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C00F	Sample
SN74LVC1G00DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C00F	Sample
SN74LVC1G00DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(C005 ~ C00F ~ C00K ~ C00R) (C00H ~ C00P ~ C00S)	Sample
SN74LVC1G00DBVTE4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C00F	Sample
SN74LVC1G00DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C00F	Sample
SN74LVC1G00DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CA5 ~ CAF ~ CAK ~ CAR) (CAH ~ CAP ~ CAS)	Sample
SN74LVC1G00DCKRE4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CA5 ~ CAF ~ CAK ~ CAR) (CAH ~ CAP ~ CAS)	Sample
SN74LVC1G00DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CA5 ~ CAF ~ CAK ~ CAR) (CAH ~ CAP ~ CAS)	Sample
SN74LVC1G00DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CA5 ~ CAF ~ CAK ~ CAR) (CAH ~ CAP ~ CAS)	Sample
SN74LVC1G00DCKTE4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CA5 ~ CAF ~ CAK ~ CAR) (CAH ~ CAP ~ CAS)	Sample
SN74LVC1G00DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CA5 ~ CAF ~ CAK ~ CAR) (CAH ~ CAP ~ CAS)	Sample
SN74LVC1G00DPWR	ACTIVE	X2SON	DPW	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	H4	Sample



www.ti.com

### PACKAGE OPTION ADDENDUM

7-Apr-2016

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LVC1G00DRLR	ACTIVE	SOT	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CA7 ~ CAR)	Samples
SN74LVC1G00DRLRG4	ACTIVE	SOT	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(CA7 ~ CAR)	Samples
SN74LVC1G00DRY2	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CA	Samples
SN74LVC1G00DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CA	Samples
SN74LVC1G00DSF2	ACTIVE	SON	DSF	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	CA	Samples
SN74LVC1G00DSFR	ACTIVE	SON	DSF	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	CA	Samples
SN74LVC1G00YZPR	ACTIVE	DSBGA	YZP	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(CA7 ~ CAN)	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



### PACKAGE OPTION ADDENDUM

7-Apr-2016

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC1G00:

● Enhanced Product: SN74LVC1G00-EP


NOTE: Qualified Version Definitions:


• Enhanced Product - Supports Defense, Aerospace and Medical Applications

### PACKAGE MATERIALS INFORMATION

www.ti.com 16-Aug-2016


### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G00DBVR	SOT-23	DBV	5	3000	180.0	9.2	3.17	3.23	1.37	4.0	8.0	Q3
SN74LVC1G00DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G00DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G00DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G00DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G00DBVTG4	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G00DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G00DCKT	SC70	DCK	5	250	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
SN74LVC1G00DCKT	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G00DPWR	X2SON	DPW	5	3000	178.0	8.4	0.91	0.91	0.5	2.0	8.0	Q3
SN74LVC1G00DRLR	SOT	DRL	5	4000	180.0	9.5	1.78	1.78	0.69	4.0	8.0	Q3
SN74LVC1G00DRLR	SOT	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
SN74LVC1G00DRY2	SON	DRY	6	5000	180.0	8.4	1.65	1.2	0.7	4.0	8.0	Q3
SN74LVC1G00DRY2	SON	DRY	6	5000	180.0	9.5	1.6	1.15	0.75	4.0	8.0	Q3
SN74LVC1G00DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74LVC1G00DSF2	SON	DSF	6	5000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q3
SN74LVC1G00DSF2	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q3
SN74LVC1G00DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2



## **PACKAGE MATERIALS INFORMATION**

www.ti.com 16-Aug-2016

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G00YZPR	DSBGA	YZP	5	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1G00DBVR	SOT-23	DBV	5	3000	205.0	200.0	33.0
SN74LVC1G00DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LVC1G00DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74LVC1G00DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LVC1G00DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
SN74LVC1G00DBVTG4	SOT-23	DBV	5	250	180.0	180.0	18.0
SN74LVC1G00DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LVC1G00DCKT	SC70	DCK	5	250	205.0	200.0	33.0
SN74LVC1G00DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74LVC1G00DPWR	X2SON	DPW	5	3000	205.0	200.0	33.0
SN74LVC1G00DRLR	SOT	DRL	5	4000	184.0	184.0	19.0
SN74LVC1G00DRLR	SOT	DRL	5	4000	202.0	201.0	28.0
SN74LVC1G00DRY2	SON	DRY	6	5000	202.0	201.0	28.0
SN74LVC1G00DRY2	SON	DRY	6	5000	184.0	184.0	19.0
SN74LVC1G00DRYR	SON	DRY	6	5000	184.0	184.0	19.0
SN74LVC1G00DSF2	SON	DSF	6	5000	202.0	201.0	28.0




## **PACKAGE MATERIALS INFORMATION**

www.ti.com 16-Aug-2016

Device	Package Type	e Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LVC1G00DSF2	SON	DSF	6	5000	184.0	184.0	19.0	
SN74LVC1G00DSFR	SON	DSF	6	5000	184.0	184.0	19.0	
SN74LVC1G00YZPR	DSBGA	YZP	5	3000	220.0	220.0	35.0	

DBV (R-PDSO-G5)

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



# DBV (R-PDSO-G5)

### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# DCK (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



# DCK (R-PDSO-G5)

### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# DRL (R-PDSO-N5)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs.

  Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.
- D. JEDEC package registration is pending.



## DRL (R-PDSO-N5)


### PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.

The exposed lead frame feature on side of package may or may not be present due to alternative lead frame designs.


E. This package complies to JEDEC MO-287 variation UFAD.

 $frac{f}{K}$  See the additional figure in the Product Data Sheet for details regarding the pin 1 identifier shape.



### DRY (R-PUSON-N6)


### PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.





- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


  2. This drawing is subject to change without notice.

  3. Reference JEDEC registration MO-287, variation X2AAF.



DSF (S-PX2SON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads. If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- H. Component placement force should be minimized to prevent excessive paste block deformation.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4211218-3/D



YZP (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree  $\mathbf{M}$  package configuration.

NanoFree is a trademark of Texas Instruments.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity