

# TL1451A

## DUAL PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SLVS024E – FEBRUARY 1983 – REVISED NOVEMBER 1999

- Complete PWM Power Control Circuitry
- Completely Synchronized Operation
- Internal Undervoltage Lockout Protection
- Wide Supply Voltage Range
- Internal Short-Circuit Protection
- Oscillator Frequency . . . 500 kHz Max
- Variable Dead Time Provides Control Over Total Range
- Internal Regulator Provides a Stable 2.5-V Reference Supply
- Available in Q-Temp Automotive HighRel Automotive Applications Configuration Control / Print Support Qualification to Automotive Standards



### description

The TL1451A incorporates on a single monolithic chip all the functions required in the construction of two pulse-width-modulation (PWM) control circuits. Designed primarily for power-supply control, the TL1451A contains an on-chip 2.5-V regulator, two error amplifiers, an adjustable oscillator, two dead-time comparators, undervoltage lockout circuitry, and dual common-emitter output transistor circuits.

The uncommitted output transistors provide common-emitter output capability for each

controller. The internal amplifiers exhibit a common-mode voltage range from 1.04 V to 1.45 V. The dead-time control (DTC) comparator has no offset unless externally altered and can provide 0% to 100% dead time. The on-chip oscillator can be operated by terminating RT and CT. During low  $V_{CC}$  conditions, the undervoltage lockout control circuit feature locks the outputs off until the internal circuitry is operational.

The TL1451AC is characterized for operation from  $-20^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ . The TL1451AQ is characterized for operation from  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The TL1451AM is characterized for operation from  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .



### AVAILABLE OPTIONS

T <sub>A</sub>	PACKAGED DEVICES						
	SMALL OUTLINE (D)	SMALL OUTLINE (DB) <sup>†</sup>	PLASTIC DIP (N)	SMALL OUTLINE (NS)	TSSOP (PW) <sup>†</sup>	CHIP CARRIER (FK)	CERAMIC DIP (J)
$-20^{\circ}\text{C}$ to $85^{\circ}\text{C}$	TL1451ACD	TL1451ACDB	TL1451ACN	TL1451ACNS	TL1451ACPW	—	—
$-40^{\circ}\text{C}$ to $125^{\circ}\text{C}$	TL1451AQD	—	—	—	—	—	—
$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$	—	—	—	—	—	TL1451AMFK	TL1451AMJ

<sup>†</sup> The DB and PW packages are only available left-end taped and reeled (add LE suffix, i.e., TL1451ACPWLE).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


**TEXAS  
INSTRUMENTS**  
[www.ti.com](http://www.ti.com)

Copyright © 1999, Texas Instruments Incorporated  
 On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

# TL1451A DUAL PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SLVS024E – FEBRUARY 1983 – REVISED NOVEMBER 1999

## functional block diagram



### COMPONENT COUNT

Resistors	65
Capacitors	8
Transistors	105
JFETs	18

# TL1451A

## DUAL PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SLVS024E – FEBRUARY 1983 – REVISED NOVEMBER 1999

### absolute maximum ratings over operating free-air temperature range†

Supply voltage, $V_{CC}$ .....	51 V
Amplifier input voltage, $V_I$ .....	20 V
Collector output voltage, $V_O$ .....	51 V
Collector output current, $I_O$ .....	21 mA
Continuous power total dissipation .....	See Dissipation Rating Table
Operating free-air temperature range, $T_A$ C suffix .....	–20°C to 85°C
Q suffix .....	–40°C to 125°C
M suffix .....	–55°C to 125°C
Storage temperature range, $T_{stg}$ .....	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds .....	260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**DISSIPATION RATING TABLE**

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D	1088 mW	8.7 mW/°C	696 mW	566 mW	218 mW
DB	775 mW	6.2 mW/°C	496 mW	403 mW	—
N	1000 mW	8.0 mW/°C	640 mW	520 mW	—
NS	500 mW	4.0 mW/°C	320 mW	260 mW	—
PW	838 mW	6.7 mW/°C	536 mW	436 mW	168 mW
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW

### recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, $V_{CC}$	3.6	50	V
Amplifier input voltage, $V_I$	1.05	1.45	V
Collector output voltage, $V_O$		50	V
Collector output current, $I_O$		20	mA
Current into feedback terminal		45	μA
Feedback resistor, $R_F$	100		kΩ
Timing capacitor, $C_T$	150	15000	pF
Timing resistor, $R_T$	5.1	100	kΩ
Oscillator frequency	1	500	kHz
Operating free-air temperature, $T_A$	C suffix	–20	85
	Q suffix	–40	125
	M suffix	–55	125
			°C

# TL1451A

## DUAL PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SLVS024E – FEBRUARY 1983 – REVISED NOVEMBER 1999

electrical characteristics over recommended operating free-air temperature range,  $V_{CC} = 6\text{ V}$ ,  $f = 200\text{ kHz}$  (unless otherwise noted)

### reference section

PARAMETER	TEST CONDITIONS	TL1451AC			UNIT
		MIN	TYP†	MAX	
Output voltage (pin 16)	$I_O = 1\text{ mA}$	2.4	2.5	2.6	V
Output voltage change with temperature	$T_A = -20^\circ\text{C}$ to $25^\circ\text{C}$		-0.1%	$\pm 1\%$	
	$T_A = 25^\circ\text{C}$ to $85^\circ\text{C}$		-0.2%	$\pm 1\%$	
Input voltage regulation	$V_{CC} = 3.6\text{ V}$ to $40\text{ V}$		2	12.5	mV
Output voltage regulation	$I_O = 0.1\text{ mA}$ to $1\text{ mA}$		1	7.5	mV
Short-circuit output current	$V_O = 0$	3	10	30	mA

† All typical values are at  $T_A = 25^\circ\text{C}$ .

### undervoltage lockout section

PARAMETER	TEST CONDITIONS	TL1451AC			UNIT
		MIN	TYP†	MAX	
Upper threshold voltage ( $V_{CC}$ )	$I_{O(\text{ref})} = 0.1\text{ mA}$ , $T_A = 25^\circ\text{C}$		2.72		V
Lower threshold voltage ( $V_{CC}$ )			2.6		V
Hysteresis ( $V_{CC}$ )		80	120		mV
Reset threshold voltage ( $V_{CC}$ )		1.5	1.9		V

† All typical values are at  $T_A = 25^\circ\text{C}$ .

### short-circuit protection control section

PARAMETER	TEST CONDITIONS	TL1451AC			UNIT
		MIN	TYP†	MAX	
Input threshold voltage (SCP)	$T_A = 25^\circ\text{C}$	0.65	0.7	0.75	V
Standby voltage (SCP)	No pullup	140	185	230	mV
Latched input voltage (SCP)	No pullup		60	120	mV
Input (source) current	$V_I = 0.7\text{ V}$ , $T_A = 25^\circ\text{C}$	-10	-15	-20	$\mu\text{A}$
Comparator threshold voltage (FEEDBACK)			1.18		V

† All typical values are at  $T_A = 25^\circ\text{C}$ .

### oscillator section

PARAMETER	TEST CONDITIONS	TL1451C			UNIT
		MIN	TYP†	MAX	
Frequency	$C_T = 330\text{ pF}$ , $R_T = 10\text{ k}\Omega$		200		kHz
Standard deviation of frequency	$C_T = 330\text{ pF}$ , $R_T = 10\text{ k}\Omega$		10%		
Frequency change with voltage	$V_{CC} = 3.6\text{ V}$ to $40\text{ V}$		1%		
Frequency change with temperature	$T_A = -20^\circ\text{C}$ to $25^\circ\text{C}$		-0.4%	$\pm 2\%$	
	$T_A = 25^\circ\text{C}$ to $85^\circ\text{C}$		-0.2%	$\pm 2\%$	

† All typical values are at  $T_A = 25^\circ\text{C}$ .

# TL1451A

## DUAL PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SLVS024E – FEBRUARY 1983 – REVISED NOVEMBER 1999

### dead-time control section

PARAMETER	TEST CONDITIONS	TL1451AC			UNIT
		MIN	TYP†	MAX	
Input bias current (DTC)				1	μA
Latch mode (source) current (DTC)	T <sub>A</sub> = 25°C	-80	-145		μA
Latched input voltage (DTC)	I <sub>O</sub> = 40 μA	2.3			V
Input threshold voltage at f = 10 kHz (DTC)	Zero duty cycle		2.05	2.25	V
	Maximum duty cycle	1.2	1.45		

† All typical values are at T<sub>A</sub> = 25°C.

### error-amplifier section

PARAMETER	TEST CONDITIONS	TL1451AC			UNIT
		MIN	TYP†	MAX	
Input offset voltage	V <sub>O</sub> (FEEDBACK) = 1.25 V			±6	mV
Input offset current	V <sub>O</sub> (FEEDBACK) = 1.25 V			±100	nA
Input bias current	V <sub>O</sub> (FEEDBACK) = 1.25 V		160	500	nA
Common-mode input voltage range	V <sub>CC</sub> = 3.6 V to 40 V	1.05 to 1.45			V
Open-loop voltage amplification	R <sub>F</sub> = 200 kΩ	70	80		dB
Unity-gain bandwidth			1.5		MHz
Common-mode rejection ratio		60	80		dB
Positive output voltage swing				V <sub>ref</sub> -0.1	V
Negative output voltage swing				1	V
Output (sink) current (FEEDBACK)	V <sub>ID</sub> = -0.1 V, V <sub>O</sub> = 1.25 V	0.5	1.6		mA
Output (source) current (FEEDBACK)	V <sub>ID</sub> = 0.1 V, V <sub>O</sub> = 1.25 V	-45	-70		μA

† All typical values are at T<sub>A</sub> = 25°C.

### output section

PARAMETER	TEST CONDITIONS	TL1451AC			UNIT
		MIN	TYP†	MAX	
Collector off-state current	V <sub>O</sub> = 50 V			10	μA
Output saturation voltage	I <sub>O</sub> = 10 mA		1.2	2	V
Short-circuit output current	V <sub>O</sub> = 6 V		90		mA

† All typical values are at T<sub>A</sub> = 25°C.

### pwm comparator section

PARAMETER	TEST CONDITIONS	TL1451AC			UNIT
		MIN	TYP†	MAX	
Input threshold voltage at f = 10 kHz (FEEDBACK)	Zero duty cycle		2.05	2.25	V
	Maximum duty cycle	1.2	1.45		

† All typical values are at T<sub>A</sub> = 25°C.

### total device

PARAMETER	TEST CONDITIONS	TL1451AC			UNIT
		MIN	TYP†	MAX	
Standby supply current	Off-state		1.3	1.8	mA
Average supply current	R <sub>T</sub> = 10 kΩ		1.7	2.4	mA

† All typical values are at T<sub>A</sub> = 25°C.

# TL1451A

## DUAL PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SLVS024E – FEBRUARY 1983 – REVISED NOVEMBER 1999

electrical characteristics over recommended operating free-air temperature range,  $V_{CC} = 6\text{ V}$ ,  $f = 200\text{ kHz}$  (unless otherwise noted)

### reference section

PARAMETER	TEST CONDITIONS		TL1451AQ, TL1451AM			UNIT
			MIN	TYP†	MAX	
Output voltage (pin 16)	$I_O = 1\text{ mA}$	$T_A = 25^\circ\text{C}$	2.40	2.50	2.60	V
		$T_A = \text{MIN and } 125^\circ\text{C}$	2.35	2.46	2.65	
Output voltage change with temperature			-0.63%		*±4%	
Input voltage regulation	$V_{CC} = 3.6\text{ V to } 40\text{ V}$	$T_A = 25^\circ\text{C}$		2.0	12.5	mV
		$T_A = 125^\circ\text{C}$		0.7	15	
		$T_A = \text{MIN}$		0.3	30	
Output voltage regulation	$I_O = 0.1\text{ mA to } 1\text{ mA}$	$T_A = 25^\circ\text{C}$		1.0	7.5	mV
		$T_A = 125^\circ\text{C}$		0.3	14	
		$T_A = \text{MIN}$		0.3	20	
Short-circuit output current	$V_O = 0$		3	10	30	mA

\*These parameters are not production tested.

† All typical values are at  $T_A = 25^\circ\text{C}$  unless otherwise indicated.

### undervoltage lockout section

PARAMETER	TEST CONDITIONS		TL1451AQ, TL1451AM			UNIT
			MIN	TYP†	MAX	
Upper threshold voltage ( $V_{CC}$ )		$T_A = 25^\circ\text{C}$		2.72		V
		$T_A = 125^\circ\text{C}$		1.70		
		$T_A = \text{MIN}$		3.15		
Lower threshold voltage ( $V_{CC}$ )		$T_A = 25^\circ\text{C}$		2.60		V
		$T_A = 125^\circ\text{C}$		1.65		
		$T_A = \text{MIN}$		3.09		
Hysteresis ( $V_{CC}$ )		$T_A = 25^\circ\text{C}$	80	120		mV
		$T_A = 125^\circ\text{C}$	10	50		
		$T_A = \text{MIN}$	10	60		
Reset threshold voltage ( $V_{CC}$ )		$T_A = 25^\circ\text{C}$		1.50		V
		$T_A = 125^\circ\text{C}$		0.95		
		$T_A = \text{MIN}$		1.50		

† All typical values are at  $T_A = 25^\circ\text{C}$  unless otherwise indicated.

# TL1451A

## DUAL PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SLVS024E – FEBRUARY 1983 – REVISED NOVEMBER 1999

### short-circuit protection control section

PARAMETER	TEST CONDITIONS	TL1451AQ, TL1451AM			UNIT
		MIN	TYP†	MAX	
Input threshold voltage (SCP)	T <sub>A</sub> = 25°C	650	700	750	mV
	T <sub>A</sub> = 125°C	400	478	550	
	T <sub>A</sub> = MIN	800	880	950	
Standby voltage (SCP)		140	185	230	mV
Latched input voltage (SCP)	T <sub>A</sub> = 25°C		60	120	mV
	T <sub>A</sub> = 125°C		70	120	
	T <sub>A</sub> = MIN		60	120	
Equivalent timing resistance			170		kΩ
Comparator threshold voltage (FEEDBACK)			1.18		V

† All typical values are at T<sub>A</sub> = 25°C unless otherwise indicated.

### oscillator section

PARAMETER	TEST CONDITIONS	TL1451AQ, TL1451AM			UNIT
		MIN	TYP†	MAX	
Frequency	C <sub>T</sub> = 330 pF, R <sub>T</sub> = 10 kΩ	T <sub>A</sub> = 25°C	200		kHz
		T <sub>A</sub> = 125°C	195		
		T <sub>A</sub> = MIN	193		
Standard deviation of frequency	C <sub>T</sub> = 330 pF, R <sub>T</sub> = 10 kΩ		2%		
Frequency change with voltage	V <sub>CC</sub> = 3.6 V to 40 V	T <sub>A</sub> = 25°C	1%		
		T <sub>A</sub> = 125°C	1%		
		T <sub>A</sub> = MIN	3%		
Frequency change with temperature			1.37%	*±10%	

\*These parameters are not production tested.

† All typical values are at T<sub>A</sub> = 25°C unless otherwise indicated.

### dead-time control section

PARAMETER	TEST CONDITIONS	TL1451AQ, TL1451AM			UNIT
		MIN	TYP†	MAX	
Input bias current (DTC)	T <sub>A</sub> = 25°C			1	μA
	T <sub>A</sub> = MIN and 125°C			3	
Latch mode (source) current (DTC)		-80	-145		μA
Latched input voltage (DTC)	T <sub>A</sub> = 25°C	2.30		V	
	T <sub>A</sub> = 125°C	2.22	2.32		
	T <sub>A</sub> = MIN	2.28	2.40		
Input threshold voltage at f = 10 kHz (DTC)	Zero duty cycle		2.05	*2.25	V
	Maximum duty cycle	*1.20	1.45		

\*These parameters are not production tested.

† All typical values are at T<sub>A</sub> = 25°C unless otherwise indicated.

# TL1451A

## DUAL PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SLVS024E – FEBRUARY 1983 – REVISED NOVEMBER 1999

### error-amplifier section

PARAMETER	TEST CONDITIONS	TL1451AQ, TL1451AM			UNIT
		MIN	TYP†	MAX	
Input offset voltage	$V_O$ (FEEDBACK) = 1.25 V	$T_A = 25^\circ\text{C}$	±6		mV
		$T_A = 125^\circ\text{C}$	±10		
		$T_A = \text{MIN}$	±12		
Input offset current	$V_O$ (FEEDBACK) = 1.25 V	$T_A = 25^\circ\text{C}$	±100		nA
		$T_A = 125^\circ\text{C}$	±100		
		$T_A = \text{MIN}$	±200		
Input bias current	$V_O$ (FEEDBACK) = 1.25 V	$T_A = 25^\circ\text{C}$	160	500	nA
		$T_A = 125^\circ\text{C}$	100	500	
		$T_A = \text{MIN}$	142	700	
Common-mode input voltage range	$V_{CC} = 3.6 \text{ V to } 40 \text{ V}$	1.05 to 1.45			V
Open-loop voltage amplification	$R_F = 200 \text{ k}\Omega$	$T_A = 25^\circ\text{C}$	70	80	dB
		$T_A = 125^\circ\text{C}$	70	80	
		$T_A = \text{MIN}$	64	80	
Unity-gain bandwidth		1.5		MHz	
Common-mode rejection ratio		60	80	dB	
Positive output voltage swing		2		V	
Negative output voltage swing		1		V	
Output (sink) current (FEEDBACK)	$V_{ID} = -0.1 \text{ V}, V_O = 1.25 \text{ V}$	$T_A = 25^\circ\text{C}$	0.5	1.6	mA
		$T_A = 125^\circ\text{C}$	0.4	1.8	
		$T_A = \text{MIN}$	0.3	1.7	
Output (source) current (FEEDBACK)	$V_{ID} = 0.1 \text{ V}, V_O = 1.25 \text{ V}$	$T_A = 25^\circ\text{C}$	-45	-70	μA
		$T_A = 125^\circ\text{C}$	-25	-50	
		$T_A = \text{MIN}$	-15	-70	

† All typical values are at  $T_A = 25^\circ\text{C}$  unless otherwise indicated.

### output section

PARAMETER	TEST CONDITIONS	TL1451AQ, TL1451AM			UNIT
		MIN	TYP†	MAX	
Collector off-state current	$V_O = 50 \text{ V}$			10	μA
Output saturation voltage	$T_A = 25^\circ\text{C}$	1.20		2.0	V
	$T_A = 125^\circ\text{C}$	1.60		2.4	
	$T_A = \text{MIN}$	1.36		2.2	
Short-circuit output current	$V_O = 6 \text{ V}$	90			mA

† All typical values are at  $T_A = 25^\circ\text{C}$  unless otherwise indicated.

### pwm comparator section

PARAMETER	TEST CONDITIONS	TL1451AQ, TL1451AM			UNIT
		MIN	TYP†	MAX	
Input threshold voltage at $f = 10 \text{ kHz}$ (FEEDBACK)	Zero duty cycle	2.05		*2.25	V
	Maximum duty cycle	*1.20	1.45		

\*These parameters are not production tested.

† All typical values are at  $T_A = 25^\circ\text{C}$  unless otherwise indicated.



# TL1451A

## DUAL PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SLVS024E – FEBRUARY 1983 – REVISED NOVEMBER 1999

### total device

PARAMETER	TEST CONDITIONS	TL1451AQ, TL1451AM			UNIT
		MIN	TYP†	MAX	
Standby supply current	Off-state		1.3	1.8	mA
Average supply current	$R_T = 10\text{ k}\Omega$		1.7	2.4	mA

† All typical values are at  $T_A = 25^\circ\text{C}$  unless otherwise indicated.

### PARAMETER MEASUREMENT INFORMATION





Figure 1. Test Circuit



† Protection Enable Time,  $t_{pe} = (0.051 \times 10^6 \times C_{pe})$  in seconds

Figure 2. TL1451A Timing Diagram

# TL1451A DUAL PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SLVS024E – FEBRUARY 1983 – REVISED NOVEMBER 1999

## TYPICAL CHARACTERISTICS

TRIANGLE OSCILLATOR FREQUENCY  
vs  
TIMING RESISTANCE




Figure 3

OSCILLATOR FREQUENCY VARIATION  
vs  
FREE-AIR TEMPERATURE




Figure 4

TRIANGLE WAVEFORM SWING VOLTAGE  
vs  
TIMING CAPACITANCE




Figure 5

TRIANGLE WAVEFORM PERIOD  
vs  
TIMING CAPACITANCE






Figure 6


**TYPICAL CHARACTERISTICS**




**Figure 7**



**Figure 8**



**Figure 9**



**Figure 10**

# TL1451A DUAL PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SLVS024E – FEBRUARY 1983 – REVISED NOVEMBER 1999

## TYPICAL CHARACTERISTICS




Figure 11




Figure 12






Figure 13

**TYPICAL CHARACTERISTICS**

**PROTECTION ENABLE TIME  
vs  
PROTECTION ENABLE CAPACITANCE**



**Figure 14**

# TL1451A DUAL PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SLVS024E – FEBRUARY 1983 – REVISED NOVEMBER 1999

## TYPICAL CHARACTERISTICS

ERROR AMP MAXIMUM OUTPUT VOLTAGE SWING

VS  
FREQUENCY




Figure 15

OPEN-LOOP VOLTAGE AMPLIFICATION

VS  
FREQUENCY




Figure 16

GAIN (AMPLIFIER IN  
UNITY-GAIN CONFIGURATION)

VS  
FREQUENCY






Figure 17

## TYPICAL CHARACTERISTICS

### CLOSED-LOOP GAIN AND PHASE SHIFT VS FREQUENCY



Test Circuit



Figure 18

# TL1451A DUAL PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SLVS024E – FEBRUARY 1983 – REVISED NOVEMBER 1999

## TYPICAL CHARACTERISTICS

### CLOSED-LOOP GAIN AND PHASE SHIFT vs FREQUENCY





Test Circuit

Figure 19



## TYPICAL CHARACTERISTICS

### CLOSED-LOOP GAIN AND PHASE SHIFT VS FREQUENCY





Test Circuit

Figure 20

# TL1451A DUAL PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SLVS024E – FEBRUARY 1983 – REVISED NOVEMBER 1999

## TYPICAL CHARACTERISTICS CLOSED-LOOP GAIN AND PHASE SHIFT vs FREQUENCY



Test Circuit

Figure 21

**TYPICAL CHARACTERISTICS**




Figure 22





Figure 23



$V_{CC} = 3.6\text{ V}$   
 $R_L = 100\text{ k}\Omega$   
 $V_{OM+1} = 1.25\text{ V}$   
 $V_{OM-1} = 1.15\text{ V (Right Scale)}$   
 $V_{OM-1} = 1.35\text{ V (Left Scale)}$

TEST CIRCUIT

# TL1451A DUAL PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SLVS024E – FEBRUARY 1983 – REVISED NOVEMBER 1999

## TYPICAL CHARACTERISTICS

OUTPUT TRANSISTOR ON DUTY CYCLE  
vs  
DEAD-TIME INPUT VOLTAGE




Figure 24

STANDBY CURRENT  
vs  
SUPPLY VOLTAGE




Figure 25

STANDBY CURRENT  
vs  
FREE-AIR TEMPERATURE




Figure 26

MAXIMUM CONTINUOUS POWER DISSIPATION  
vs  
FREE-AIR TEMPERATURE





Figure 27

# TL1451A DUAL PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SLVS024E – FEBRUARY 1983 – REVISED NOVEMBER 1999

## APPLICATION INFORMATION



NOTE A: Values for R1 through R7, C1 through C4, and L1 and L2 depend upon individual application.

**Figure 28. High-Speed Dual Switching Regulator**

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TL1451ACD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-20 to 85	TL1451AC	<a href="#">Samples</a>
TL1451ACDBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-20 to 85	T1451A	<a href="#">Samples</a>
TL1451ACDBRG4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-20 to 85	T1451A	<a href="#">Samples</a>
TL1451ACDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-20 to 85	TL1451AC	<a href="#">Samples</a>
TL1451ACDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-20 to 85	TL1451AC	<a href="#">Samples</a>
TL1451ACDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-20 to 85	TL1451AC	<a href="#">Samples</a>
TL1451ACN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-20 to 85	TL1451ACN	<a href="#">Samples</a>
TL1451ACNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-20 to 85	TL1451A	<a href="#">Samples</a>
TL1451ACPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-20 to 85	T1451A	<a href="#">Samples</a>
TL1451ACPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-20 to 85	T1451A	<a href="#">Samples</a>
TL1451ACPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-20 to 85	T1451A	<a href="#">Samples</a>
TL1451ACPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-20 to 85	T1451A	<a href="#">Samples</a>
TL1451AQD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL1451AQ	<a href="#">Samples</a>
TL1451AQDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL1451AQ	<a href="#">Samples</a>
TL1451CN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-20 to 85	TL1451CN	<a href="#">Samples</a>
TL1451CNS	ACTIVE	SO	NS	16	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-20 to 85	TL1451	<a href="#">Samples</a>
TL1451CNSG4	ACTIVE	SO	NS	16	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-20 to 85	TL1451	<a href="#">Samples</a>

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TL1451CNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-20 to 85	TL1451	<a href="#">Samples</a>
TL1451INSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-20 to 85	TL1451I	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TL1451A :**

- Automotive: [TL1451A-Q1](#)
- Enhanced Product: [TL1451A-EP](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product - Supports Defense, Aerospace and Medical Applications



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL1451ACDBR	SSOP	DB	16	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
TL1451ACDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TL1451ACDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TL1451ACNSR	SO	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
TL1451ACPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TL1451AQDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TL1451CNSR	SO	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
TL1451INSR	SO	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL1451ACDBR	SSOP	DB	16	2000	367.0	367.0	38.0
TL1451ACDR	SOIC	D	16	2500	367.0	367.0	38.0
TL1451ACDR	SOIC	D	16	2500	333.2	345.9	28.6
TL1451ACNSR	SO	NS	16	2000	367.0	367.0	38.0
TL1451ACPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
TL1451AQDR	SOIC	D	16	2500	367.0	367.0	38.0
TL1451CNSR	SO	NS	16	2000	367.0	367.0	38.0
TL1451INSR	SO	NS	16	2000	367.0	367.0	38.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



4040047-6/M 06/11

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  -  C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  -  D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AC.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

# MECHANICAL DATA

NS (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



4040064-4/G 02/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  -  C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
  -  D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
  - E. Falls within JEDEC MO-153

DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-150

N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



4040049/E 12/2002

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - $\triangle C$  Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - $\triangle D$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.