

Low-Voltage Single SPDT Analog Switch

DESCRIPTION

The DG2001 is a single-pole/double-throw monolithic CMOS analog switch designed for high performance switching of analog signals. Combining low power, high speed, low on-resistance and small physical size, the DG2001 is ideal for portable and battery powered applications requiring high performance and efficient use of board space.

The DG2001 is built on Vishay Siliconix's low voltage J12 process. The DG2001 has a minimum 2000 V, ESD protection, per Method 3015.7. An epitaxial layer prevents latchup. Break-before-make is guaranteed.

The switch conducts equally well in both directions when on, and blocks up to the power supply level when off.

FEATURES

- **Halogen-free according to IEC 61249-2-21 Definition**
- Low Voltage Operation (1.8 V to 5.5 V)
- Low On-Resistance - R_{ON} : 3 Ω
- Fast Switching - t_{ON} : 20 ns, t_{OFF} : 10 ns
- Low Leakage - I_{COM} : 0.2 nA
- Low Charge Injection - Q_{INJ} : 5 pC
- Low Power Consumption
- TTL/CMOS Compatible
- ESD Protection > 2000 V (Method 3015.7)
- TSOP-6 Package
- **Compliant to RoHS Directive 2002/95/EC**



RoHS
COMPLIANT
HALOGEN
FREE


BENEFITS

- Reduced Power Consumption
- Simple Logic Interface
- High Accuracy
- Reduce Board Space

APPLICATIONS

- Cellular Phones
- Communication Systems
- Portable Test Equipment
- Battery Operated Systems
- Sample and Hold Circuits

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



TRUTH TABLE

Logic	NC	NO
0	ON	OFF
1	OFF	ON

ORDERING INFORMATION

Temp Range	Package	Part Number
- 40 °C to 85 °C	TSOP-6	DG2001DV-T1
		DG2001DV-T1-E3



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$, unless otherwise noted)			
Parameter	Symbol	Limit	Unit
Referenced V_+ to GND		- 0.3 to + 6	V
IN, COM, NC, NO^a		- 0.3 to ($V_+ + 0.3$)	
Continuous Current (Any Terminal)		± 50	mA
Peak Current (Pulsed at 1 ms, 10 % duty cycle)		± 200	
ESD (MIL-STD-883B, Method 3015.7)		> 2000	V
Storage Temperature (D Suffix)		- 65 to 125	$^\circ\text{C}$
Power Dissipation (Packages) ^b	TSOP-6 ^c	570	mW

Notes:

- a. Signals on NC, NO, or COM or IN exceeding V_+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- b. All leads welded or soldered to PC Board.
- c. Derate 7 mW/ $^\circ\text{C}$ above 25°C .

SPECIFICATIONS ($V_+ = 2\text{ V}$)							
Parameter	Symbol	Test Conditions Unless Otherwise Specified $V_+ = 2\text{ V}, \pm 10\%$ $V_{IN} = 0.4\text{ V}$ or 1.6 V^e	Temp. ^a	Limits - 40 $^\circ\text{C}$ to 85 $^\circ\text{C}$			Unit
				Min. ^b	Typ. ^c	Max. ^b	
Analog Switch							
Analog Signal Range ^d	V_{NO}, V_{NC} V_{COM}		Full	0		V_+	V
On-Resistance	R_{ON}	$V_+ = 1.8\text{ V}, V_{COM} = 1\text{ V}, I_{NO}, I_{NC} = 10\text{ mA}$	Room Full		15 17	30 32	Ω
R_{ON} Flatness ^d	R_{ON} Flatness	$V_+ = 1.8\text{ V}, V_{COM} = 0\text{ V}$ to $V_+, I_{NO}, I_{NC} = 10\text{ mA}$	Room		5		
Switch Off Leakage Current ^g	$I_{NO(off)}$ $I_{NC(off)}$	$V_+ = 2.2\text{ V}$ $V_{NO}, V_{NC} = 0.5\text{ V}/1.5\text{ V}, V_{COM} = 1.5\text{ V}/0.5\text{ V}$	Room Full	- 300 - 3.5		300 3.5	pA nA
	$I_{COM(off)}$		Room Full	- 300 - 3.5		300 3.5	pA nA
Channel-On Leakage Current ^g	$I_{COM(on)}$	$V_+ = 2.2\text{ V}, V_{NO}, V_{NC} = V_{COM} = 0.5\text{ V}/1.5\text{ V}$	Room Full	- 350 - 3.5		300 3.5	pA nA
Digital Control							
Input High Voltage	V_{INH}		Full	1.6			V
Input Low Voltage	V_{INL}		Full			0.4	
Input Capacitance	C_{in}		Full		4		pF
Input Current	I_{INL} or I_{INH}	$V_{IN} = 0\text{ V}$ or V_+	Full	1		1	μA
Dynamic Characteristics							
Turn-On Time	t_{ON}	V_{NO} or $V_{NC} = 1.5\text{ V}, R_L = 300\ \Omega, C_L = 35\text{ pF}$	Room Full		30	50 53	ns
Turn-Off Time	t_{OFF}		Room Full		15	30 33	
Break-Before-Make Time	t_d		Room	1	15		
Charge Injection ^d	Q_{INJ}	$C_L = 1\text{ nF}, V_{GEN} = 0\text{ V}, R_{GEN} = 0\ \Omega$	Room		1	10	pC
Off-Isolation ^d	OIRR	$R_L = 50\ \Omega, C_L = 5\text{ pF}, f = 1\text{ MHz}$	Room		- 71		dB
Crosstalk ^d	X_{TALK}		Room		- 70		
N_O, N_C Off Capacitance ^d	$C_{NO(off)}$ $C_{NC(off)}$	$V_{IN} = 0\text{ V}$ or $V_+, f = 1\text{ MHz}$	Room		17		pF
Channel-On Capacitance ^d	C_{ON}		Room		50		
Power Supply							
Power Supply Range	V_+			1.8		2.20	V
Power Supply Current	I_+	$V_{IN} = 0\text{ V}$ or V_+			0.01	1	μA
Power Consumption	P_C						2.2



SPECIFICATIONS (V+ = 3 V)							
Parameter	Symbol	Test Conditions Unless Otherwise Specified V+ = 3 V, ± 10 % VIN = 0.4 V or 2 V ^e	Temp. ^a	Limits - 40 °C to 85 °C			Unit
				Min. ^b	Typ. ^c	Max. ^b	
Analog Switch							
Analog Signal Range ^d	V _{NO} , V _{NC} , V _{COM}		Full	0		V+	V
On-Resistance	R _{ON}	V+ = 2.7 V, V _{COM} = 1.5 V, I _{NO} , I _{NC} = 10 mA	Room Full		5 6	9.2 10.2	Ω
R _{ON} Flatness ^d	R _{ON} Flatness	V+ = 2.7 V, V _{COM} = 0 V to V+, I _{NO} , I _{NC} = 10 mA	Room		3		
Switch Off Leakage Current ^g	I _{NO(off)} , I _{NC(off)}	V+ = 3.3 V V _{NO} , V _{NC} = 1 V/3 V, V _{COM} = 3 V/1 V	Room Full	- 400 - 4.5		400 4.5	pA nA
	I _{COM(off)}		Room Full	- 400 - 4.5		400 4.5	pA nA
Channel-On Leakage Current ^g	I _{COM(on)}	V+ = 3.3 V, V _{NO} , V _{NC} = V _{COM} = 1 V/3 V	Room Full	- 450 - 4.5		400 4.5	pA nA
Digital Control							
Input High Voltage	V _{INH}		Full	2			V
Input Low Voltage	V _{INL}		Full			0.4	
Input Capacitance	C _{in}		Full		4		pF
Input Current	I _{INL} or I _{INH}	V _{IN} = 0 V or V+	Full	1		1	μA
Dynamic Characteristics							
Turn-On Time	t _{ON}	V _{NO} or V _{NC} = 2 V, R _L = 300 Ω, C _L = 35 pF	Room Full		24	45 48	ns
Turn-Off Time	t _{OFF}		Room Full		12	30 33	
Break-Before-Make Time	t _d		Room	1	13		
Charge Injection ^d	Q _{INJ}	C _L = 1 nF, V _{GEN} = 0 V, R _{GEN} = 0 Ω	Room		3	10	pC
Off-Isolation ^d	OIRR	R _L = 50 Ω, C _L = 5 pF, f = 1 MHz	Room		- 71		dB
Crosstalk ^d	X _{TALK}		Room		- 70		
N _O , N _C Off Capacitance ^d	C _{NO(off)} , C _{NC(off)}	V _{IN} = 0 V or V+, f = 1 MHz	Room		17		pF
Channel-On Capacitance ^d	C _{ON}		Room		50		
Power Supply							
Power Supply Range	V+			2.7		3.3	V
Power Supply Current	I+	V _{IN} = 0 V or V+			0.01	1	μA
Power Consumption	P _C						3.3




SPECIFICATIONS (V+ = 5 V)							
Parameter	Symbol	Test Conditions Unless Otherwise Specified V+ = 5 V, ± 10 % VIN = 0.8 V or 2.4 V ^e	Temp. ^a	Limits - 40 °C to 85 °C			Unit
				Min. ^b	Typ. ^c	Max. ^b	
Analog Switch							
Analog Signal Range ^d	V _{NO} , V _{NC} V _{COM}		Full	0		V+	V
On-Resistance	R _{ON}	V+ = 4.5 V, V _{COM} = 3 V, I _{NO} , I _{NC} = 10 mA	Room Full		3 4	7 8	Ω
R _{ON} Flatness ^d	R _{ON} Flatness	V+ = 4.5 V, V _{COM} = 0 V to V+, I _{NO} , I _{NC} = 10 mA	Room		2		
Switch Off Leakage Current ^d	I _{NO(off)} I _{NC(off)}	V+ = 5.5 V V _{NO} , V _{NC} = 1 V/4.5 V, V _{COM} = 4.5 V/1 V	Room Full	- 900 - 5.5		900 5.5	pA nA
	I _{COM(off)}		Room Full				
Channel-On Leakage Current ^d	I _{COM(on)}	V+ = 5.5 V, V+ = 5.5 V V _{NO} , V _{NC} = V _{COM} = 1 V/4.5 V	Room Full	- 1000 - 5.5		1000 5.5	pA nA
Digital Control							
Input High Voltage	V _{INH}		Full	2.4			V
Input Low Voltage	V _{INL}		Full			0.8	
Input Capacitance	C _{in}		Full		4		pF
Input Current	I _{INL} or I _{INH}	V _{IN} = 0 V or V+	Full	1		1	μA
Dynamic Characteristics							
Turn-On Time	t _{ON}	V _{NO} or V _{NC} = 3 V, R _L = 300 Ω, C _L = 35 pF	Room Full		20	37 40	ns
Turn-Off Time	t _{OFF}		Room Full		10	27 30	
Break-Before-Make Time	t _d		Room	1	10		
Charge Injection ^d	Q _{INJ}	C _L = 1 nF, V _{GEN} = 0 V, R _{GEN} = 0 Ω	Room		7	10	pC
Off-Isolation ^d	OIRR	R _L = 50 Ω, C _L = 5 pF, f = 1 MHz	Room		- 71		dB
Crosstalk ^d	X _{TALK}		Room		- 70		
Source-Off Capacitance ^d	C _{NO(off)} C _{NC(off)}	V _{IN} = 0 V or V+, f = 1 MHz	Room		17		pF
Channel-On Capacitance ^d	C _{ON}		Room		50		
Power Supply							
Power Supply Range	V+			4.5		5.5	V
Power Supply Current	I+	V _{IN} = 0 V or V+			0.01	1	μA
Power Consumption	P _C						5.5

Notes:


- a. Room = 25 °C, Full = as determined by the operating suffix.
- b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- c. Typical values are for design aid only, not guaranteed nor subject to production testing.
- d. Guarantee by design, nor subjected to production test.
- e. V_{IN} = input voltage to perform proper function.
- f. Guaranteed by 5 V leakage testing, not production tested.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




RON vs. VCOM and Supply Voltage




RON vs. Analog Voltage and Temperature




Supply Current vs. Temperature



Supply Current vs. Input Switching Frequency




Leakage Current vs. Temperature




Leakage vs. Analog Voltage


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Switching Time vs. Temperature and Supply Voltage



Insertion Loss, Off-Isolation Crosstalk vs. Frequency




Switching Threshold vs. Supply Voltage




Charge Injection vs. Analog Voltage

TEST CIRCUITS




C_L (includes fixture and stray capacitance)

$$V_{OUT} = V_{COM} \left(\frac{R_L}{R_L + R_{ON}} \right)$$



Logic "1" = Switch On
Logic input waveforms inverted for switches that have the opposite logic sense.

Figure 1. Switching Time



C_L (includes fixture and stray capacitance)






Figure 2. Break-Before-Make Interval



IN depends on switch configuration: input polarity determined by sense of switch.

Figure 3. Charge Injection

TEST CIRCUITS




Figure 4. Off-Isolation




Figure 5. Channel Off/On Capacitance


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?71398.

TSOP: 5/6-LEAD

JEDEC Part Number: MO-193C



5-LEAD TSOP



6-LEAD TSOP



Dim	MILLIMETERS			INCHES		
	Min	Nom	Max	Min	Nom	Max
A	0.91	-	1.10	0.036	-	0.043
A₁	0.01	-	0.10	0.0004	-	0.004
A₂	0.90	-	1.00	0.035	0.038	0.039
b	0.30	0.32	0.45	0.012	0.013	0.018
c	0.10	0.15	0.20	0.004	0.006	0.008
D	2.95	3.05	3.10	0.116	0.120	0.122
E	2.70	2.85	2.98	0.106	0.112	0.117
E₁	1.55	1.65	1.70	0.061	0.065	0.067
e	0.95 BSC			0.0374 BSC		
e₁	1.80	1.90	2.00	0.071	0.075	0.079
L	0.32	-	0.50	0.012	-	0.020
L₁	0.60 Ref			0.024 Ref		
L₂	0.25 BSC			0.010 BSC		
R	0.10	-	-	0.004	-	-
θ	0°	4°	8°	0°	4°	8°
θ₁	7° Nom			7° Nom		
ECN: C-06593-Rev. I, 18-Dec-06						
DWG: 5540						

Mounting LITTLE FOOT[®] TSOP-6 Power MOSFETs

Surface mounted power MOSFET packaging has been based on integrated circuit and small signal packages. Those packages have been modified to provide the improvements in heat transfer required by power MOSFETs. Leadframe materials and design, molding compounds, and die attach materials have been changed. What has remained the same is the footprint of the packages.

The basis of the pad design for surface mounted power MOSFET is the basic footprint for the package. For the TSOP-6 package outline drawing see <http://www.vishay.com/doc?71200> and see <http://www.vishay.com/doc?72610> for the minimum pad footprint. In converting the footprint to the pad set for a power MOSFET, you must remember that not only do you want to make electrical connection to the package, but you must make thermal connection and provide a means to draw heat from the package, and move it away from the package.

In the case of the TSOP-6 package, the electrical connections are very simple. Pins 1, 2, 5, and 6 are the drain of the MOSFET and are connected together. For a small signal device or integrated circuit, typical connections would be made with traces that are 0.020 inches wide. Since the drain pins serve the additional function of providing the thermal connection to the package, this level of connection is inadequate. The total cross section of the copper may be adequate to carry the current required for the application, but it presents a large thermal impedance. Also, heat spreads in a circular fashion from the heat source. In this case the drain pins are the heat sources when looking at heat spread on the PC board.

Figure 1 shows the copper spreading recommended footprint for the TSOP-6 package. This pattern shows the starting point for utilizing the board area available for the heat spreading copper. To create this pattern, a plane of copper overlays the basic pattern on pins 1,2,5, and 6. The copper plane connects the drain pins electrically, but more importantly provides planar copper to draw heat from the drain leads and start the process of spreading the heat so it can be dissipated into the ambient air. Notice that the planar copper is shaped like a "T" to move heat away from the drain leads in all directions. This pattern uses all the available area underneath the body for this purpose.



FIGURE 1. Recommended Copper Spreading Footprint

Since surface mounted packages are small, and reflow soldering is the most common form of soldering for surface mount components, "thermal" connections from the planar copper to the pads have not been used. Even if additional planar copper area is used, there should be no problems in the soldering process. The actual solder connections are defined by the solder mask openings. By combining the basic footprint with the copper plane on the drain pins, the solder mask generation occurs automatically.

A final item to keep in mind is the width of the power traces. The absolute minimum power trace width must be determined by the amount of current it has to carry. For thermal reasons, this minimum width should be at least 0.020 inches. The use of wide traces connected to the drain plane provides a low impedance path for heat to move away from the device.

REFLOW SOLDERING

Vishay Siliconix surface-mount packages meet solder reflow reliability requirements. Devices are subjected to solder reflow as a test preconditioning and are then reliability-tested using temperature cycle, bias humidity, HAST, or pressure pot. The solder reflow temperature profile used, and the temperatures and time duration, are shown in Figures 2 and 3.



Ramp-Up Rate	+6°C/Second Maximum
Temperature @ 155 ± 15°C	120 Seconds Maximum
Temperature Above 180°C	70 – 180 Seconds
Maximum Temperature	240 +5/-0°C
Time at Maximum Temperature	20 – 40 Seconds
Ramp-Down Rate	+6°C/Second Maximum

FIGURE 2. Solder Reflow Temperature Profile



FIGURE 3. Solder Reflow Temperature and Time Durations

THERMAL PERFORMANCE

A basic measure of a device’s thermal performance is the junction-to-case thermal resistance, $R_{\theta_{JC}}$, or the junction-to-foot thermal resistance, $R_{\theta_{JF}}$. This parameter is measured for the device mounted to an infinite heat sink and is therefore a characterization of the device only, in other words, independent of the properties of the object to which the device is mounted. Table 1 shows the thermal performance of the TSOP-6.

TABLE 1.	
Equivalent Steady State Performance—TSOP-6	
Thermal Resistance $R_{\theta_{JF}}$	30°C/W

SYSTEM AND ELECTRICAL IMPACT OF TSOP-6

In any design, one must take into account the change in MOSFET $r_{DS(on)}$ with temperature (Figure 4).





FIGURE 4. Si3434DV

RECOMMENDED MINIMUM PADS FOR TSOP-6



Recommended Minimum Pads
Dimensions in Inches/(mm)

[Return to Index](#)



Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.