



N- and P-Channel 20 V (D-S) MOSFET

PRODUCT SUMMARY							
	V _{DS} (V)	R _{DS(on)} (Ω)	I _D (A) ^a	Q _g (TYP.)			
		0.390 at $V_{GS} = 4.5 \text{ V}$	0.7				
N-Channel	20	0.510 at V _{GS} = 2.7 V	0.5	0.55			
		0.578 at V _{GS} = 2.5 V	0.5				
		0.850 at $V_{GS} = -4.5$ V	-0.5				
P-Channel	-20	1.350 at V _{GS} = -2.7 V	-0.5	0.95			
		1.480 at $V_{GS} = -2.5$ V	-0.3				

SOT-363 SC-70 Dual (6 leads)



Marking Code: RH
Ordering Information:

Si1553CDL-T1-GE3 (Lead (Pb)-free and Halogen-free)

FEATURES

- TrenchFET® power MOSFET
- 100 % R_g tested






ROHS COMPLIANT HALOGEN FREE

APPLICATIONS

- · Load switch
- DC/DC converter



N-Channel MOSFET

P-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS	(T _A = 25 °C, unles	s otherwise	noted)		
PARAMETER			N-CHANNEL	P-CHANNEL	UNIT
Drain-Source Voltage	V_{DS}	20	-20	V	
Gate-Source Voltage		V_{GS}	±	12	7 V
	T _C = 25 °C		0.7	-0.5	A
Continuous Drain Current /T 150 °C	T _C = 70 °C		0.6	-0.4	
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C		0.7 b, c	-0.4 b, c	
	T _A = 70 °C		0.5 ^{b, c}	-0.4 ^{b, c}	
	T _C = 25 °C		0.3	-0.3	
Source-Drain Current Diode Current	T _A = 25 °C	- I _S	0.2 b, c	-0.2 b, c	
Pulsed Drain Current (t = 300 μs)	I _{DM}	2	-1		
	T _C = 25 °C		0.34	0.34	w
Maximum Power Dissipation	T _C = 70 °C	1 _ [0.22	0.22	
	T _A = 25 °C	P _D	0.29 b, c	0.29 b, c	
	T _A = 70 °C	1	0.18 b, c	0.18 b, c	1
Operating Junction and Storage Temperature Range			-55 t	o 150	°C

THERMAL RESISTANCE RATINGS								
			N-CH/	ANNEL	P-CH/	ANNEL		
PARAMETER		SYMBOL	TYP.	MAX.	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient b, d	t ≤ 10 s	R _{thJA}	365	438	365	438	°C/W	
Maximum Junction-to-Foot (Drain)	Steady State	R_{thJF}	308	370	308	370	C/VV	

Notes

- a. Based on $T_C = 25$ °C.
- b. Surface mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. Maximum under steady state conditions is 486 °C/W (N-Channel) and 486 °C/W (P-Channel).



Vishay Siliconix

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP. a	MAX.	UNIT	
Static								
	.,	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	N-Ch	20	-	-		
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	P-Ch	-20	-	-	V	
N. Tananani na Oraffainai	A) (/T	I _D = 250 μA		-	24	-		
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I _D = -250 μA	P-Ch	1	-13	-	>//0/	
V Tamparatura Coefficient	AV /T	. I _D = 250 μA N		-	-1.8	-	mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = -250 μA	P-Ch	-	2.3	-		
Cata Sauraa Throphold Voltage	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$	N-Ch	0.6	-	1.5	17	
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	P-Ch	-0.6	-	-1.5	V	
Cata Sauraa Laakaga	1	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$	N-Ch	-	-	± 100	nΛ	
Gate-Source Leakage	I _{GSS}	$v_{DS} = 0 v, v_{GS} = \pm 12 v$	P-Ch	=	-	± 100	nA	
		$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	N-Ch	-	-	1		
Zero Gate Voltage Drain Current		$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}$	P-Ch	1	_	-1	1	
Zero Gate Voltage Drain Current	I _{DSS}	V_{DS} = 20 V, V_{GS} = 0 V, T_J = 55 °C	N-Ch	=	-	10	μA	
		V _{DS} = -20 V, V _{GS} = 0 V, T _J = 55 °C	P-Ch	=	-	-10		
On State Drain Comment h		$V_{DS} = 5 \text{ V}, V_{GS} = 5 \text{ V}$	N-Ch	2	-	-	٨	
On-State Drain Current b	I _{D(on)}	V _{DS} = -5 V, V _{GS} = -5 V	P-Ch	-1	-	-	A	
	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 0.7 \text{ A}$	N-Ch	-	0.325	0.390		
		$V_{GS} = -4.5 \text{ V}, I_D = -0.4 \text{ A}$	P-Ch	-	0.708	0.850	Ω	
Drain-Source On-State Resistance b		$V_{GS} = 2.7 \text{ V}, I_D = 0.4 \text{ A}$	N-Ch	ī	0.425	0.510		
		$V_{GS} = -2.7 \text{ V}, I_D = -0.2 \text{ A}$	P-Ch	1	1.130	1.350		
		$V_{GS} = 2.5 \text{ V}, I_D = 0.4 \text{ A}$	N-Ch	-	0.462	0.578		
		$V_{GS} = -2.5V$, $I_D = -0.2$ A	P-Ch	ī	1.230	1.480		
		$V_{DS} = 15 \text{ V}, I_D = 0.7 \text{ A}$	N-Ch	ī	1.5	-		
Forward Transconductance b g _{fs}		$V_{DS} = -15 \text{ V}, I_D = -0.5 \text{ A}$	P-Ch	-	0.8 -		S	
Dynamic ^a								
Innut Conscitones	0		N-Ch	=	38	-		
Input Capacitance	C _{iss}	N-Channel	P-Ch	=.	43	-	pF	
Output Capacitance	-	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	N-Ch	-	14	-		
Output Capacitance	C _{oss}	P-Channel	P-Ch	-	16	-		
Davis Transfer Conseitance	C _{rss}	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	N-Ch	-	6	-		
Reverse Transfer Capacitance				-	10	-	1	
		$V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 0.7 \text{ A}$	N-Ch	-	1.2	1.8		
Tatal Cata Chausa		$V_{DS} = -10 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -0.5 \text{ A}$	P-Ch	-	1.9	3	nC	
Total Gate Charge	Qg		N-Ch	-	0.55	1.1		
		N-Channel	P-Ch	-	0.95	1.5		
Oata Carres Obarra		$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V} I_D = 0.5 \text{ A}$	N-Ch	-	0.15	-		
Gate-Source Charge	Q_{gs}	P-Channel	P-Ch	-	0.25	-	1	
Outs Buris Obsessed	Q _{gd}	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}, I_D = -0.4 \text{ A}$	N-Ch	-	0.15	-	1	
Gate-Drain Charge			P-Ch	-	0.25	-	1	
0.1.5	_		N-Ch	1.5	7.2	14.4	Ω	
Gate Resistance	R_g	f = 1 MHz	P-Ch	2.1	10.3	20.6		



www.vishay.com

Vishay Siliconix


PARAMETER	SYMBOL	TEST CONDITIONS			TYP. a	MAX.	UNIT
Dynamic ^a							
Turn-On Delay Time	† s		N-Ch	1	2	4	
Turr-On Delay Time	t _{d(on)}	N-Channel	P-Ch	1	2	4	
Rise Time	t _r	$V_{DD} = 10 \text{ V}, R_L = 20 \Omega$	N-Ch	-	14	21	
Tilise Tillie	ч	$I_D \cong 0.5 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	P-Ch	-	9	18	
Turn-Off Delay Time	t _{d(off)}	P-Channel	N-Ch	-	11	20	
Turn on Bolay Time	•а(оп)	$V_{DD} = -10 \text{ V}, R_L = 25 \Omega$	P-Ch	-	10	20	
Fall Time	t _f	$I_D \cong -0.4 \text{ A}, V_{GEN} = -10 \text{ V}, R_g = 1 \Omega$	N-Ch	-	7	14]
Tall Tillic	ч		P-Ch	-	7	14	ns
Turn-On Delay Time	† ,, ,		N-Ch	-	16	24	113
Turn-On Delay Time	t _{d(on)}	N-Channel	P-Ch	-	15	23	
Rise Time	t _r	$V_{DD} = 10 \text{ V}, R_L = 20 \Omega$	N-Ch	1	22	33	
Tilde Tillie		$I_D \cong 0.5 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	P-Ch	1	15	23	
Turn-Off Delay Time	t _{d(off)}	P-Channel	N-Ch	-	22	33	
Turr On Belay Time		$V_{DD} = -10 \text{ V}, R_L = 25 \Omega$	P-Ch	ı	12	20	
Fall Time	$I_D \cong -0.4 \text{ A, V}_{GEN}$	$I_D \cong -0.4 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_g = 1 \Omega$	N-Ch	ı	13	20	
I all Tillle	4		P-Ch	-	8	16	
Drain-Source Body Diode Characteris	stics						
Continuous Source-Drain Diode	I _S	T _C = 25 °C	N-Ch	-	-	0.3	
Current	'5	16 - 23 0	P-Ch	-	-	-0.3	Α
Pulse Diode Forward Current ^a	I _{SM}	N-0		-	-	2	
Tuise blode Forward Current	ISM		P-Ch	-	-	-1	
Body Diode Voltage	V _{SD}	I _S = 0.5 A	N-Ch	-	8.0	1.2	V
Body Blode Voltage		I _S = -0.4 A	P-Ch	1	-0.8	-1.2]
Body Diode Reverse Recovery Time	t _{rr}		N-Ch	1	8	15	ns
Body Diode Reverse Recovery Time	۲rr		P-Ch	-	12	20	115
Body Diode Reverse Recovery Charge	Q_{rr}	N-Channel	N-Ch	1	1	2	nC
Body Blode neverse necovery Charge	Yrr	$I_F = 0.5 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	P-Ch	ı	5	10	110
Reverse Recovery Fall Time	ta	P-Channel	N-Ch	-	4	-	
neverse necessary rall fille		$I_F = -0.4 \text{ A}, \text{ dI/dt} = -100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$		1	9	-	ns
Reverse Recovery Rise Time	+.		N-Ch	1	4	-	115
neverse necovery hise fille	t _b		P-Ch	-	3	-	

Notes


- a. Guaranteed by design, not subject to production testing.
- b. Pulse test; pulse width \leq 300 µs, duty cycle \leq 2 %.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature






Source-Drain Diode Forward Voltage




0.8


On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient






Current Derating*









Power Derating, Junction-to-Ambient

^{*} The power dissipation P_D is based on $T_{J \text{ (max.)}} = 150 \,^{\circ}\text{C}$, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.






Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Foot







Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage




Gate Charge



Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient






Current Derating*









Power Derating, Junction-to-Ambient

^{*} The power dissipation P_D is based on $T_{J \text{ (max.)}} = 150 \,^{\circ}\text{C}$, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.





Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Foot

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?67693.





SC-70: 6-LEADS





	MIL	LIMET	ERS	ı	INCHES	
Dim	Min	Nom	Max	Min	Nom	Max
Α	0.90	-	1.10	0.035	_	0.043
A ₁	-	-	0.10	-	-	0.004
A_2	0.80	-	1.00	0.031	-	0.039
b	0.15	-	0.30	0.006	_	0.012
С	0.10	-	0.25	0.004	_	0.010
D	1.80	2.00	2.20	0.071	0.079	0.087
Ε	1.80	2.10	2.40	0.071	0.083	0.094
E ₁	1.15	1.25	1.35	0.045	0.049	0.053
е		0.65BSC			0.026BSC	;
e ₁	1.20	1.30	1.40	0.047	0.051	0.055
L	0.10	0.20	0.30	0.004	0.008	0.012
9	∀ 7°Nom				7°Nom	





Dual-Channel LITTLE FOOT® SC-70 6-Pin MOSFET Recommended Pad Pattern and Thermal Performance

INTRODUCTION

This technical note discusses the pin-outs, package outlines, pad patterns, evaluation board layout, and thermal performance for dual-channel LITTLE FOOT power MOSFETs in the SC-70 package. These new Vishay Siliconix devices are intended for small-signal applications where a miniaturized package is needed and low levels of current (around 250 mA) need to be switched, either directly or by using a level shift configuration. Vishay provides these devices with a range of on-resistance specifications in 6-pin versions. The new 6-pin SC-70 package enables improved on-resistance values and enhanced thermal performance.

PIN-OUT

Figure 1 shows the pin-out description and Pin 1 identification for the dual-channel SC-70 device in the 6-pin configuration.




FIGURE 1.

For package dimensions see outline drawing SC-70 (6-Leads) (http://www.vishay.com/doc?71154)

BASIC PAD PATTERNS

See Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs, (http://www.vishay.com/doc?72286) for the 6-pin SC-70. This basic pad pattern is sufficient for the low-power applications for which this package is intended. For the 6-pin device, increasing the pad patterns yields a reduction in thermal resistance on the order of 20% when using a 1-inch square with full copper on both sides of the printed circuit board (PCB).

EVALUATION BOARDS FOR THE DUAL SC70-6

The 6-pin SC-70 evaluation board (EVB) measures 0.6 inches by 0.5 inches. The copper pad traces are the same as described in the previous section, Basic Pad Patterns. The board allows interrogation from the outer pins to 6-pin DIP connections permitting test sockets to be used in evaluation testing.

The thermal performance of the dual SC-70 has been measured on the EVB with the results shown below. The minimum recommended footprint on the evaluation board was compared with the industry standard 1-inch square FR4 PCB with copper on both sides of the board.

THERMAL PERFORMANCE

Junction-to-Foot Thermal Resistance (the Package Performance)

Thermal performance for the dual SC-70 6-pin package measured as junction-to-foot thermal resistance is 300°C/W typical, 350°C/W maximum. The "foot" is the drain lead of the device as it connects with the body. Note that these numbers are somewhat higher than other LITTLE FOOT devices due to the limited thermal performance of the Alloy 42 lead-frame compared with a standard copper lead-frame.

Junction-to-Ambient Thermal Resistance (dependent on PCB size)

The typical $R\theta_{JA}$ for the dual 6-pin SC-70 is $400^{\circ} C/W$ steady state. Maximum ratings are 460°C/W for the dual. All figures based on the 1-inch square FR4 test board. The following example shows how the thermal resistance impacts power dissipation for the dual 6-pin SC-70 package at two different ambient temperatures.

Document Number: 71237 www.vishav.com 12-Dec-03

Vishay Siliconix




SC-70 (6-PIN)						
Room Ambient 25 °C	Elevated Ambient 60 °C					
$P_{D} = \frac{T_{J(max)} - T_{A}}{R\theta_{JA}}$	$P_{D} = \frac{T_{J(max)} - T_{A}}{R\theta_{JA}}$					
$P_{D} = \frac{150^{\circ}C - 25^{\circ}C}{400^{\circ}C/W}$	$P_{D} = \frac{150^{\circ}C - 60^{\circ}C}{400^{\circ}C/W}$					
$P_D = 312 \text{ mW}$	$P_D = 225 \text{ mW}$					

NOTE: Although they are intended for low-power applications, devices in the 6-pin SC-70 will handle power dissipation in excess of 0.2 W.

Testing

To aid comparison further, Figure 2 illustrates the dual-channel SC-70 thermal performance on two different board sizes and two different pad patterns. The results display the thermal performance out to steady state. The measured steady state values of $R\theta_{JA}$ for the dual 6-pin SC-70 are as follows:

LITTLE FOOT SC-70 (6-PIN)
Minimum recommended pad pattern (see Figure 2) on the EVB of 0.5 inches x 0.6 inches.	518°C/W
Industry standard 1" square PCB with maximum copper both sides.	413°C/W



Comparison of Dual SC70-6 on EVB and 1" FIGURE 2. Square FR4 PCB.

The results show that if the board area can be increased and maximum copper traces are added, the thermal resistance reduction is limited to 20%. This fact confirms that the power dissipation is restricted with the package size and the Alloy 42 leadframe.

ASSOCIATED DOCUMENT

Single-Channel LITTLE FOOT SC-70 6-Pin MOSFET Copper Leadframe Version, REcommended Pad Pattern and Thermal Performance, AN815, (http://www.vishay.com/doc?71334).

Document Number: 71237 www.vishay.com 12-Dec-03



RECOMMENDED MINIMUM PADS FOR SC-70: 6-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Vishay:

SI1553CDL-T1-GE3