

## 40V P-Channel Enhancement Mode Power MOSFET

### Description



WMR05P04TS uses advanced power trench technology that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.

### Features

- $V_{DS} = -40V$ ,  $I_D = -5A$   
 $R_{DS(on)} < 45m\Omega @ V_{GS} = -10V$   
 $R_{DS(on)} < 58m\Omega @ V_{GS} = -4.5V$
- Green Device Available
- High Power and Current Handling Capability

### Applications

- Power Management Switches
- DC/DC Converter



### Absolute Maximum Ratings ( $T_A = 25^\circ C$ , unless otherwise noted)

Parameter		Symbol	Value	Unit
Drain-Source Voltage		$V_{DS}$	-40	V
Gate-Source Voltage		$V_{GS}$	$\pm 20$	V
Continuous Drain Current	$T_A = 25^\circ C$	$I_D$	-5	A
	$T_A = 100^\circ C$		-3.2	
Pulsed Drain Current <sup>1</sup>		$I_{DM}$	-20	A
Single Pulse Avalanche Energy <sup>2</sup>		<b>EAS</b>	28.8	mJ
Total Power Dissipation	$T_A = 25^\circ C$	$P_D$	1.8	W
Operating Junction and Storage Temperature Range		$T_J, T_{STG}$	-55 to 150	$^\circ C$

### Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal Resistance from Junction-to-Ambient <sup>3</sup>	$R_{\theta JA}$	69.4	$^\circ C/W$

**Electrical Characteristics (T<sub>J</sub> = 25°C, unless otherwise noted)**

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
<b>Static Characteristics</b>						
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = -250μA	-40	-	-	V
Gate-body Leakage current	I <sub>GSS</sub>	V <sub>DS</sub> = 0V, V <sub>GS</sub> = ±20V	-	-	±100	nA
Zero Gate Voltage Drain Current	T <sub>J</sub> =25°C	V <sub>DS</sub> = -40V, V <sub>GS</sub> = 0V	-	-	-1	μA
	T <sub>J</sub> =100°C		-	-	-100	
Gate-Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250μA	-1	-1.5	-2.5	V
Drain-Source on-Resistance <sup>4</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = -10V, I <sub>D</sub> = -4A	-	33	45	mΩ
		V <sub>GS</sub> = -4.5V, I <sub>D</sub> = -2A	-	42	58	
Forward Transconductance <sup>4</sup>	g <sub>fs</sub>	V <sub>DS</sub> = -10V, I <sub>D</sub> = -4A	-	13	-	S
<b>Dynamic Characteristics<sup>5</sup></b>						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = -20V, V <sub>GS</sub> = 0V, f = 1MHz	-	1035	-	pF
Output Capacitance	C <sub>oss</sub>		-	87	-	
Reverse Transfer Capacitance	C <sub>rss</sub>		-	77	-	
Gate Resistance	R <sub>G</sub>	f = 1MHz	-	10	-	Ω
<b>Switching Characteristics<sup>5</sup></b>						
Total Gate Charge	Q <sub>g</sub>	V <sub>GS</sub> = -10V, V <sub>DS</sub> = -20V, I <sub>D</sub> = -4A	-	17	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	4.2	-	
Gate-Drain Charge	Q <sub>gd</sub>		-	3.7	-	
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>GS</sub> = -10V, V <sub>DD</sub> = -20V, I <sub>D</sub> = -4A, R <sub>G</sub> = 3Ω	-	5.9	-	ns
Rise Time	t <sub>r</sub>		-	7.1	-	
Turn-off Delay Time	t <sub>d(off)</sub>		-	25	-	
Fall Time	t <sub>f</sub>		-	8.2	-	
<b>Drain-Source Body Diode Characteristics</b>						
Diode Forward Voltage <sup>4</sup>	V <sub>SD</sub>	I <sub>S</sub> = -4A, V <sub>GS</sub> = 0V	-	-	-1.2	V
Continuous Source Current	T <sub>A</sub> =25°C	I <sub>S</sub>	-	-	-5	A

**Notes:**

1. Repetitive rating, pulse width limited by junction temperature T<sub>J(MAX)</sub>=150°C.
2. The EAS data shows Max. rating . The test condition is V<sub>DD</sub>= -25V, V<sub>GS</sub>= -10V, L=0.4mH, I<sub>AS</sub>= -12A.
3. The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper, The value in any given application depends on the user's specific board design.
4. The data tested by pulsed , pulse width ≤ 300us , duty cycle ≤ 2%.
5. This value is guaranteed by design hence it is not included in the production test.

### Typical Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Forward Characteristics of Reverse




Figure 4.  $R_{DS(ON)}$  vs.  $V_{GS}$




Figure 5.  $R_{DS(ON)}$  vs.  $I_D$




Figure 6. Normalized  $R_{DS(ON)}$  vs. Temperature




Figure 7. Capacitance Characteristics




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Safe Operating Area




Figure 11. Normalized Maximum Transient Thermal Impedance

Test Circuit




Figure A. Gate Charge Test Circuit & Waveforms




Figure B. Switching Test Circuit & Waveforms





Figure C. Unclamped Inductive Switching Circuit & Waveforms

Mechanical Dimensions for DFN2020-6L

COMMON DIMENSIONS




SYMBOL	MM	
	MIN	MAX
A	0.50	0.60
A1	0.00	0.05
A3	0.152REF	
b	0.25	0.35
D	1.90	2.10
D1	0.80	1.00
E	1.90	2.10
E1	0.80	1.00
L1	0.46	0.66
e	0.65BSC	
D2	0.25	0.35
L	0.25	0.35

## Ordering Information

Part	Package	Marking	Packing method
WMR05P04TS	DFN2020-6L	R05P04	Tape and Reel

## Marking Information



R05P04= Device code

WWXXXXXX= Date code

## Contact Information

No.1001, Shiwan(7) Road, Pudong District, Shanghai, P.R.China.201207

Tel: 86-21-50310888 Fax: 86-21-50757680 Email: market@way-on.com

WAYON website: <http://www.way-on.com>

For additional information, please contact your local Sales Representative.

 is registered trademarks of Wayon Corporation.

## Disclaimer

WAYON reserves the right to make changes without further notice to any Products herein to improve reliability, function, or design. The Products are not designed for use in hostile environments, including, without limitation, aircraft, nuclear power generation, medical appliances, and devices or systems in which malfunction of any Product can reasonably be expected to result in a personal injury. The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. WAYON does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Products or technical information described in this document.