

## XN21364S

600V Three-Phase Gate Driver Integrated Bootstrap Diode (BSD)

### Features

- Thick-film-SOI-technology
- Separate control circuits for all six drivers
- Designed for use with bootstrap power supplies
- Built-in BSD
- Over-current protection
- Shoot-through(cross-conduction) protection
- $\bullet$  Undervoltage lockout for  $V_{CC}$  &  $V_{BS}$
- Enable/disable input and fault reporting
- Adjustable fault clear timing
- Separate logic and power grounds
- 3.3V/5V/15V input logic compatible
- Output in phase with inputs
- Tolerant to negative transient voltage up to -50 V given by SOI technology
- Matched propagation delays for all channels
- SOP28 package available

#### **Product summary**

Topology	3 Phase
V <sub>OFFSET</sub>	= 600 V max.
I <sub>0+/-</sub> (typ.)	= 0.2 A/0.35 A
Vout	= 10 V - 17.5 V
ton/off (typ.)	= 600 ns/600 ns

#### Package

SOP28

#### Application

- Motor drivers
- Home appliances
- IGBT and power MOS gate drivers for general purpose



#### Description

The XN21364 are high voltage, high speed, power IGBT gate drivers with three high-side and three low-side referenced output channels for 3-phase applications. This IC is designed to be used with low-cost bootstrap power supplies and integrated BSD.

Based on the used SOI-technology there is an excellent ruggedness on transient voltages. No parasitic thyristor structures are present in the device. Hence, no parasitic latch-up may occur at all temperatures and voltage conditions. The floating logic input is compatible with standard CMOS or LSTTL outputs (down to 3.3 V logic). A current trip function which terminates all six outputs can be derived from an external current sense resistor. Enable functionality is available to terminate all six outputs simultaneously. An open-drain FAULT signal is provided to indicate that a fault (e.g., over-current or undervoltage shutdown event) has occurred. Fault conditions are cleared automatically after a delay programmed externally via an RC network connected to the RCIN input. The output drivers feature a high-pulse current buffer stage designed for minimum driver cross-conduction. Shoot-through protection circuitry have been integrated into this IC. Propagation delays are matched to simplify the HVIC's use in high frequency applications. The floating channels can be used to drive N-channel IGBTs/MOSFETs in the high-side configuration, which operate up to 600 V.




Figure 1 Typical application diagram

## **Ordering information**

Base Part	Deckage	Standa	rd Pack	Orderskie Dart Number
Number	Package	Form	Quantity	Orderable Part Number
VN212646	50038	Tube/Bulk	27	XN21364S
XN21364S	SOP28	Tape and Reel	1000	XN21364STR

## 1. Block diagram





Figure 2 Function block diagram

## 2. Lead definitions

#### Table 1 XN21364S lead definitions

Name	Function
VCC	Low side and logic fixed supply
VSS	Logic Ground
HIN1,2,3	Logic inputs for high side gate driver outputs(HO1,2,3), in phase
LIN1,2,3	Logic inputs for low side gate driver outputs(LO1,2,3), in phase
FAULT/N	Indicates over-current (ITRIP) or low-side undervoltage lockout has occured. Negative
	logic open-drain output
	Analog input for over current shutdown. When active, ITRIP shuts down outputs and Activates
ITRIPFAULT and RCIN low. When ITRIP becomes inactive, FAULT stays active low for an extertime TFLTCLR, then automatically becomes inactive (open-drain high impedance).	
	effect on FAULT and not latched.
RCIN	External RC network input used to define FAULT CLEAR delay, TFLTCLR, approximately
KCIN	equal to R*C. When RCIN>8V, the FAULT pin goes back into open-drain high-impedance
СОМ	Low side gate driver return
VB1,2,3	High side floating supply
HO1,2,3	High side gate driver outputs
VS1,2,3	High voltage floating supply returns
LO1,2,3	Low side gate driver output



#### Figure 3 XN21364S lead assignments SOP28(top view)

## 3. Electrical parameters

### 3.1 Absolute maximum ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to V<sub>ss</sub> unless otherwise stated in the table. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units	
VB	High-side floating well supply voltage	-0.3	625		
Vs	High-side floating well supply return voltage	V <sub>B</sub> -25	V <sub>B</sub> +0.3		
V <sub>HO</sub>	Floating gate drive output voltage	V <sub>s</sub> -0.3	V <sub>B</sub> +0.3		
V <sub>BS</sub>	Floating gate drive voltage supply voltage	-0.3	25		
V <sub>cc</sub>	Low side supply voltage	-0.3	25		
V <sub>LO</sub>	Low-side output voltage	-0.3	3 V <sub>CC</sub> +0.3		
V <sub>IN</sub>	Logic input voltage (LIN, HIN, EN)	-0.3	V <sub>cc</sub> +0.3		
VITRIP	ITRIP pin voltage	-0.3	5		
COM	Power ground	-5	5		
V <sub>RCIN</sub>	RCIN input voltage	-0.3	V <sub>CC</sub> +0.3		
$V_{\text{FLT}}$	FAULT output voltage	-0.3	V <sub>cc</sub> +0.3		
dV <sub>s</sub> /dt	Allowable $V_s$ offset supply transient relative to $V_{ss}$	-	50	V/ns	
P <sub>D</sub>	Package power dissipation @ T <sub>A</sub> ≤ +25 <sup>o</sup> C	-	1.6	W	
Rth <sub>JA</sub>	Thermal resistance, junction to ambient	-	78	°C/W	
TJ	Junction temperature	-	150		
Ts	Storage temperature	-50	150	°C	
TL	Lead temperature (soldering, 10 seconds)	-	300		

#### Table 2 Absolute maximum ratings

## 3.2 Recommended operating conditions

For proper operation, the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to  $V_{SS}$  unless otherwise stated in the table. The offset rating is tested with supplies of ( $V_{CC} - V_{SS}$ ) =( $V_B - V_S$ ) = 15 V.

Symbol	Definition	Min.	Max.	Units
VB	High-side floating well supply voltage	V <sub>s</sub> +10	V <sub>s</sub> +20	
Vs	High-side floating well supply return voltage	-5	600	
V <sub>HO</sub>	Floating gate drive output voltage	Vs	VB	Ň
V <sub>BS</sub>	Floating gate drive voltage supply voltage	10	20	v
Vcc	Low side supply voltage	10	20	
VLO	Low-side output voltage	СОМ	V <sub>cc</sub>	

#### **Table 3 Recommended operating conditions**

СОМ	Power ground	-5	5	
V <sub>IN</sub>	Logic input voltage (LIN, HIN, EN)	V <sub>SS</sub>	V <sub>cc</sub>	
VITRIP	ITRIP pin voltage	V <sub>SS</sub>	5	
V <sub>RCIN</sub>	RCIN input voltage	V <sub>SS</sub>	V <sub>cc</sub>	
V <sub>FLT</sub>	FAULT output voltage	V <sub>SS</sub>	V <sub>CC</sub>	
T <sub>A</sub>	Ambient temperature	-40	125	°C
t <sub>IN</sub>	Pulse width for ON and OFF	0.5	-	us

### 3.3 Static electrical characteristics

 $(V_{CC} - V_{SS}) = (V_B - V_S) = 15 V$ , and  $T_A = 25 °C$  unless otherwise specified. The  $V_{IL}$ ,  $V_{IH}$  and  $I_{IN}$  parameters are referenced to  $V_{SS}$  and are applicable to the respective input leads:  $H_{IN}$  and  $L_{IN}$ . The  $V_0$  and  $I_0$  parameters are referenced to  $V_{SS}$  / $V_S$  and are applicable to the respective output leads  $H_0$  or  $L_0$ . The  $V_{CCUV}$  parameters are referenced to  $V_{SS}$ . The  $V_{BSUV}$  parameters are referenced to  $V_S$ .

#### Table 4 Static electrical characteristics

Symbol	Definition	Min.	TYP.	Max.	Units	<b>Test Conditions</b>
V <sub>BSUV+</sub>	V <sub>BS</sub> supply undervoltage positive going threshold	9.7	10.6	12		
V <sub>BSUV-</sub>	V <sub>BS</sub> supply undervoltage negative going threshold	9.5	10.4	11.8		
V <sub>BSUVHY</sub>	V <sub>BS</sub> supply undervoltage hysteresis	-	0.2	-	v	
V <sub>CCUV+</sub>	V <sub>cc</sub> supply undervoltage positive going threshold	10.2	11.1	12.5	V	
V <sub>CCUV</sub> -	V <sub>CC</sub> supply undervoltage negative going threshold	10	10.9	12.3		
V <sub>CCUVHY</sub>	V <sub>cc</sub> supply undervoltage hysteresis	-	0.2	-		
I <sub>LK</sub>	High-side floating well offset supply leakage	-	1	5		$V_{B} = V_{S} = 600 V$
I <sub>LK</sub>	High-side floating well offset supply leakage	-	5	10	uA	T <sub>J</sub> = 125 °C, V <sub>B</sub> = V <sub>S</sub> = 600 V
I <sub>QBS</sub>	Quiescent V <sub>BS</sub> supply current	-	15	30		
Ιαςς	Quiescent V <sub>cc</sub> supply current	-	3	10	mA	
V <sub>OH</sub>	High level output voltage drop, $V_{BIAS}$ - $V_O$	-	0.7	1.5	v	L = 20m A
V <sub>OL</sub>	Low level output voltage drop, $V_{0}$	-	0.3	0.5	v	l <sub>o</sub> = 20mA
I <sub>o+</sub>	Peak output current turn-on	120	200	-		V <sub>o</sub> = 0 V PW = 10 μs
I <sub>o-</sub>	Peak output current turn-off	210	350	-	mA	V <sub>o</sub> = 15 V PW = 10 μs
VIH	Logic "1" input voltage	2.9	-	-		
VIL	Logic "0" input voltage	-	-	1.0	V	
$V_{EN,TH+}$	Enable positive going threshold	2.9	-	-		

V <sub>ENTH-</sub>	Enable negative going threshold	-	-	1.0		
V <sub>IT,TH+</sub>	ITRIP positive going threshold	0.45	0.5	0.55		
V <sub>IT,HYS</sub>	ITRIP input hysteresis	-	0.07	-		
VRCIN, TH+	RCIN positive going threshold	-	8			
$V_{\text{RCIN}, \text{HYS}}$	RCIN input hysteresis	-	3	-		
I <sub>IN+</sub>	Input bias current ( $H_0$ = High)	-	100	-		V <sub>IN</sub> = 3.3 V
I <sub>IN-</sub>	Input bias current (H <sub>o</sub> = Low)	-	0	-		V <sub>IN</sub> = 0 V
I <sub>EN+</sub>	"High" enable input bias current	-	17	-		V <sub>IN</sub> = 3.3 V
I <sub>EN-</sub>	"Low" enable input bias current	-	0	-		V <sub>IN</sub> = 0 V
I <sub>ITRIP+</sub>	"High" ITRIP input bias current	-	2	-	uA	V <sub>IN</sub> = 0.45 V
I <sub>ITRIP-</sub>	"Low" ITRIP input bias current	-	0	1		V <sub>IN</sub> = 0 V
I <sub>RCIN+</sub>	RCIN input bias current	-	0	1		V <sub>IN</sub> = 15 V
I <sub>RCIN-</sub>	RCIN input bias current	-	0	1		V <sub>IN</sub> = 0 V
R <sub>ON,RCIN</sub>	RCIN low on resistance	-	50	100	Ω	1-10m A
R <sub>ON,FAULT</sub>	FAULT low on resistance	-	50	100	52	I=10mA
$V_{\text{FDB}}$	Bootstrap diode forward voltage	-	1	1.5	V	I=1mA

## **3.3 Dynamic electrical characteristics**

 $V_{CC}$  =  $V_{BS}$ = 15 V,  $V_S$  =  $V_{SS}$ ,  $T_A$  = 25°C and  $C_L$  = 1000 pF unless otherwise specified.

 Table 5 Dynamic electrical characteristics

Symbol	Definition	Min.	TYP.	Max.	Units	Test Conditions
t <sub>on</sub>	Turn-on propagation delay	-	600	1300		
t <sub>OFF</sub>	Turn-off propagation delay	-	600	1300		$V_{\text{LIN/HIN}} = 0 \text{ or } 5 \text{ V}$
t <sub>R</sub>	Turn-on rise time	-	50	80	ns	$V_{\text{LIN/HIN}} = 0 \text{ or } 5 \text{ V}$
t <sub>F</sub>	Turn-off fall time	-	25	40		C <sub>L</sub> = 1 nF
t <sub>ITRIP</sub>	ITRIP to output shutdown propagation delay	-	2	-	us	V <sub>LIN/HIN</sub> = 0 & 5 V
t <sub>BL</sub>	ITRIP blanking time	-	500	-	ns	V <sub>IN</sub> = 0 V or 5 V
t <sub>en</sub>	Enable low to output shutdown propagation delay	-	0.6	1.3	us	$V_{IN}$ , $V_{EN}$ = 0 V or 5 V
t <sub>fltclr</sub>	FAULT clear time RCIN: R = 2 M $\Omega$ , C = 1 nF	0.9	1.7	2.5	ms	V <sub>IN</sub> = 0 V or 5 V V <sub>ITRIP</sub> = 0 V
MT	Delay matching time	-	-	50		
MDT	Dead time matching time	-	-	50	ns	

## 4. Functions and Operations

The relationship between the input and output signals of the XN21364 are illustrated below in Figures 4 . From these figures, we can see the definitions of several timing parameters (i.e.,  $PW_{IN}$ ,  $PW_{OUT}$ ,  $t_{ON}$ ,  $t_{OFF}$ ,  $t_R$ , and  $t_F$ ) associated with this device.




Figure4: Switching time waveforms

The following two figures illustrate the timing relationships of some of the functionality of the XN21364; this functionality is described in further detail later in this document.

During interval A of Figure 5, the HVIC has received the command to turn-on both the high- and low-side switches at the same time; as a result, the shoot-through protection of the HVIC has prevented this condition and both the highand low-side output are held in the off state.

Interval B of Figures 5 and 6 shows that the signal on the ITRIP input pin has gone from a low to a high state; as a result, all of the gate drive outputs have been disabled (i.e., see that HOx has returned to the low state; LOx is also held low), the voltage on the RCIN pin has been pulled to 0 V, and a fault is reported by the FAULT output transitioning to the low state. Once the ITRIP input has returned to the low state, the output will remain disabled and the fault condition reported until the voltage on the RCIN pin charges up to V<sub>RCIN,TH</sub> (see interval C in Figure 6); the charging characteristics are dictated by the RC network attached to the RCIN pin.

During intervals D and E of Figure 5, we can see that the enable (EN) pin has been pulled low (as is the case when the driver IC has received a command from the control IC to shutdown); this results in the outputs (HOx and LOx)being held in the low state until the enable pin is pulled high.





Figure5: Input/output timing diagram for the XN21364





#### Undervoltage Lockout Protection

This family of ICs provides undervoltage lockout protection on both the  $V_{CC}$  (logic and low-side circuitry) power supply and the  $V_{BS}$  (high-side circuitry) power supply. Figure 7 is used to illustrate this concept;  $V_{CC}$  (or  $V_{BS}$ ) is plotted over time and as the waveform crosses the UVLO threshold ( $V_{CCUV+/-}$  or  $V_{BSUV+/-}$ ) the undervoltage protection is enabled or disabled.




Figure 7: UVLO Protection

#### Enable Input

The XN21364 is equipped with an enable input pin that is used to shutdown or enable the HVIC. When the EN pin is in the high state the HVIC is able to operate normally (assuming no other fault conditions). When a condition occurs that should shutdown the HVIC, the EN pin should see a low logic state.

Table 6 gives a summary of this pin's functionality and Figure 8 illustrates the outputs' response to a shutdown command.

Enable Input			
Enable input high	Outputs enabled		
Enable input low	Outputs disabled		

#### Table 6: Enable functionality truth table




Figure 8: Output enable timing waveform

#### Fault Reporting and Programmable Fault Clear Timer

The XN21364 provides an integrated fault reporting output and an adjustable fault clear timer. There are two situations that would cause the HVIC to report a fault via the FAULT pin. The first is an undervoltage condition of  $V_{CC}$  and the second is if the ITRIP pin recognizes a fault. Once the fault condition occurs, the FAULT pin is internally pulled to  $V_{SS}$  and the fault clear timer is activated. The fault output stays in the low state until the fault condition has been removed and the fault clear timer expires; once the fault clear timer expires, the voltage on the FAULT pin will return to  $V_{CC}$ .

The length of the fault clear time period ( $t_{FLTCLR}$ ) is determined by exponential charging characteristics of the capacitor where the time constant is set by  $R_{RCIN}$  and  $C_{RCIN}$ . In Figure 9 where we see that a fault condition has occurred (UVLO or ITRIP), RCIN and FAULT are pulled to  $V_{SS}$ , and once the fault has been removed, the fault clear timer begins. Figure 10 shows that  $R_{RCIN}$  is connected between the  $V_{CC}$  and the RCIN pin, while  $C_{RCIN}$  is placed between the RCIN and  $V_{SS}$  pins.





Figure 9: RCIN and FAULT pin waveforms





#### **Over-Current Protection**

The XN21364 is equipped with an ITRIP input pin. This functionality can be used to detect over-current events in the DC- bus. Once the HVIC detects an over-current event through the ITRIP pin, the outputs are shutdown, a fault is reported through the FAULT pin, and RCIN is pulled to V<sub>SS</sub>.

The level of current at which the over-current protection is initiated is determined by the resistor connected to ITRIP as shown in Figure 11, and the ITRIP threshold ( $V_{IT,TH+}$ ). The circuit designer will need to determine the maximum allowable level of current in the DC- bus and select resistor.




Figure 11: Programming the over-current protection

#### Truth Table: Undervoltage lockout, ITRIP, and ENABLE


Table 8 provides the truth table for the XN21364. The first line shows that the UVLO for  $V_{CC}$  has been tripped; the FAULT output has gone low and the gate drive outputs have been disabled.  $V_{CCUV}$  is not latched in this case and when  $V_{CC}$  is greater than  $V_{CCUV}$ , the FAULT output returns to the high impedance state.

The second case shows that the UVLO for V<sub>BS</sub> has been tripped and that the high-side gate drive outputs have been disabled. After V<sub>BS</sub> exceeds the V<sub>BSUV</sub> threshold, HO will stay low until the HVIC input receives a new rising transition of HIN. The third case shows the normal operation of the HVIC. The fourth case illustrates that the ITRIP trip threshold has been reached and that the gate drive outputs have been disabled and a fault has been reported through the fault pin. In the last case, the HVIC has received a command through the EN input to shutdown; as a result, the gate drive outputs have been disabled.


	VCC	VBS	ITRIP	EN	RCIN	FAULT	LO	НО
UVLO V <sub>cc</sub>	<vccuv< th=""><th>—</th><th>—</th><th>—</th><th>High</th><th>0</th><th>0</th><th>0</th></vccuv<>	—	—	—	High	0	0	0
UVLO V <sub>BS</sub>	15 V	<vbsuv< th=""><th>0 V</th><th>5 V</th><th>High</th><th>High impedance</th><th>LIN</th><th>0</th></vbsuv<>	0 V	5 V	High	High impedance	LIN	0
Normal operation	15 V	15 V	0 V	5 V	High	High impedance	LIN	HIN
ITRIP fault	15 V	15 V	>Vitrip	5 V	Low	0	0	0
EN command	15 V	15 V	0 V	0 V	High	High impedance	0	0


Table 8: UVLO, ITRIP, EN, RCIN, & FAULT truth table

## 5. Package information SOP28












Figure 14 Tape and reel details SOP28

## 6. **Qualification information**

#### **Table 9 Qualification information**

Moisture sensitivity level		SOP28	MSL3, 260°C	
woisture sensitivity	level	30P20	(per IPC/JEDEC J-STD-020)	
	Charged device model	Class C3 (> 1.0 kV)		
ESD	Charged device model	(per JESD22-C101)		
ESD		Class 2		
	Human body model	(per JEDEC standard JESD22-A114)		
IC latch up tost		Class II Level A		
IC latch-up test		(per JESD78)		
<b>RoHS compliant</b>		Yes		

#### **Revision history**

Document version	Date of release	Description of changes
1.0	2020-12-01	Preliminary datasheet
2.0	2021-05-31	First release version

The information provided in this document is believed to be accurate and reliable. However, Xiner assumes no responsibility for the consequences of the use of this information. Xiner assumes no responsibility for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of Xiner. The specifications mentioned in this document are subject to change without notice. This document supersedes and replaces all information previously supplied.

For technical support, please contact Xiner's Technical Assistance Center www.invsemi.com

WORLD HEADQUARTERS: