



## N-Channel Enhancement Mode Field Effect Transistor



**PDFN5060-8L**



### Product Summary

- $V_{DS}$  100V
- $I_D$  40A
- $R_{DS(ON)}$  (at  $V_{GS}=10V$ ) <17.5 mohm
- $R_{DS(ON)}$  (at  $V_{GS}=4.5V$ ) <21.5 mohm
- 100% EAS Tested
- 100%  $\nabla V_{DS}$  Tested

### General Description

- Split gate trench MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low  $R_{DS(ON)}$
- Moisture Sensitivity Level 3
- Epoxy Meets UL 94 V-0 Flammability Rating
- Halogen Free

### Applications

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply

### ■ Absolute Maximum Ratings ( $T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-source Voltage	$V_{DS}$	100	V
Gate-source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current	$I_D$	7.5	A
		4.5	
		40	
		25.3	
Pulsed Drain Current <sup>A</sup>	$I_{DM}$	160	A
Avalanche energy <sup>B</sup>	$E_{AS}$	81	mJ
Total Power Dissipation <sup>C</sup>	$P_D$	2.5	W
		1	
		60	
		24	
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55~+150	°C

### ■ Thermal resistance

Parameter	Symbol	Typ	Max	Units
Thermal Resistance Junction-to-Ambient <sup>D</sup>	$R_{\theta JA}$	15	20	°C/W
Thermal Resistance Junction-to-Ambient <sup>D</sup>		40	50	
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	1.7	2.1	

### ■ Ordering Information (Example)

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
YJG40G10A	F1	YJG40G10A	5000	10000	100000	13" reel



# YJG40G10A

## ■ Electrical Characteristics ( $T_J=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
<b>Static Parameter</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	100			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=100V, V_{GS}=0V$			1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$			$\pm 100$	nA
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	1.0	1.8	2.5	V
Static Drain-Source On-Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=20A$		14	17.5	$m\Omega$
		$V_{GS}=4.5V, I_D=20A$		17	21.5	
Diode Forward Voltage	$V_{SD}$	$I_S=20A, V_{GS}=0V$			1.3	V
Maximum Body-Diode Continuous Current	$I_S$				40	A
Gate resistance	$R_G$	f=1MHz, Open drain		1		$\Omega$
<b>Dynamic Parameters</b>						
Input Capacitance	$C_{iss}$	$V_{DS}=-50V, V_{GS}=0V, f=1MHz$		1051		$pF$
Output Capacitance	$C_{oss}$			399		
Reverse Transfer Capacitance	$C_{rss}$			18		
<b>Switching Parameters</b>						
Total Gate Charge	$Q_g$	$V_{GS}=10V, V_{DS}=50V, I_D=25A$		16		$nC$
Gate-Source Charge	$Q_{gs}$			5.6		
Gate-Drain Charge	$Q_{gd}$			2.4		
Reverse Recovery Charge	$Q_{rr}$	$I_F=20A, dI/dt=100A/us$		42		$ns$
Reverse Recovery Time	$t_{rr}$			39.8		
Turn-on Delay Time	$t_{D(on)}$			39.2		
Turn-on Rise Time	$t_r$	$V_{GS}=10V, V_{DD}=50V, I_{DS}=25A, R_{GEN}=2.2\Omega$		11		$ns$
Turn-off Delay Time	$t_{D(off)}$			53.2		
Turn-off fall Time	$t_f$			15.8		

- A. Repetitive rating; pulse width limited by max. junction temperature.
- B.  $V_{DD}=50V, R_G=25\Omega, L=2mH, I_{AS}=9A$
- C.  $P_d$  is based on max. junction temperature, using junction-case thermal resistance.
- D. The value of  $R_{\theta JA}$  is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with  $TA = 25^\circ C$ . The Power dissipation PDSM is based on  $R_{\theta JA} \leq 10s$  and the maximum allowed junction temperature of  $150^\circ C$ . The value in any given application depends on the user's specific board design.



## ■ Typical Performance Characteristics




Figure1. Output Characteristics




Figure2. Transfer Characteristics




Figure3. Capacitance Characteristics




Figure4. Gate Charge




Figure5. : On-Resistance vs. Gate to Source Voltage




Figure6. Normalized On-Resistance




Figure7. Drain current




Figure8.Safe Operation Area







Figure9.Normalized Maximum Transient thermal impedance



## ■ PDFN5060-8L Package Information

Top View  
正面视图Suggested Solder Pad Layout  
Top View

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
D	5.15	5.35	5.55
E	5.95	6.15	6.35
A	1.00	1.10	1.20
A1	0.254 BSC		
A2			0.10
D1	3.92	4.12	4.32
E1	3.52	3.72	3.92
D2	5.00	5.20	5.40
E2	5.66	5.86	6.06
L1	0.56	0.66	0.76
L2	0.50 BSC		
b	0.31	0.41	0.51
e	1.27 BSC		

## Note:

1. Controlling dimension: in millimeters.
2. General tolerance: +/-0.10mm.
3. The pad layout is for reference purposes only.