





N-Channel Enhancement Mode Field Effect Transistor



PDFN5060-8L



Product Summary

- V_{DS} 100V
- I_D 55A
- $R_{DS(ON)}$ (at $V_{GS}=10V$) $<12m\Omega$
- $R_{DS(ON)}$ (at $V_{GS}=4.5V$) $<16m\Omega$
- 100% EAS Tested
- 100% ∇V_{DS} Tested

General Description

- Split gate trench MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low $R_{DS(ON)}$
- Moisture Sensitivity Level 1
- Epoxy Meets UL 94 V-0 Flammability Rating

Applications

- Power switching application
- Uninterruptible power supply
- DC-DC convertor

Absolute Maximum Ratings ($T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-source Voltage	V_{DS}	100	V
Gate-source Voltage	V_{GS}	± 20	V
Drain Current	I_D	11	A
		7	
		55	
		34	
Pulsed Drain Current ^A	I_{DM}	170	A
Avalanche energy ^B	EAS	144	mJ
Total Power Dissipation ^C	P_D	2.5	W
		1	
		89	
		35	
Junction and Storage Temperature Range	T_J, T_{STG}	-55~+150	°C

Thermal resistance

Parameter	Symbol	Typ	Max	Units
Thermal Resistance Junction-to-Ambient ^D	$R_{\theta JA}$	40	50	°C/W
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	1.1	1.4	

Ordering Information (Example)

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
YJG55G10A	F1	YJG55G10A	5000	10000	100000	13" reel



YJG55G10A

■ Electrical Characteristics (T_J=25°C unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D =250μA	100	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =100V, V _{GS} =0V	-	-	1	μA
		V _{DS} =100V, V _{GS} =0V, T _j =150°C	-	-	100	
Gate-Body Leakage Current	I _{GSS}	V _{GS} = ±20V, V _{DS} =0V	-	-	±100	nA
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D =250μA	1	1.7	3	V
Static Drain-Source On-Resistance	R _{DS(on)}	V _{GS} =10V, I _D =27.5A	-	9	12	mΩ
		V _{GS} =10V, I _D =20A	-	9	12	
		V _{GS} =4.5V, I _D =20A	-	12	16	
Diode Forward Voltage	V _{SD}	I _S =27.5A, V _{GS} =0V	-	0.9	1.2	V
Gate resistance	R _G	f=1MHz, Open drain	-	1.4	-	Ω
Maximum Body-Diode Continuous Current	I _S		-	-	55	A
Dynamic Parameters						
Input Capacitance	C _{iss}	V _{DS} =50V, V _{GS} =0V, f=1MHz	-	1800	-	pF
Output Capacitance	C _{oss}		-	590	-	
Reverse Transfer Capacitance	C _{rss}		-	20	-	
Switching Parameters						
Total Gate Charge	Q _g	V _{GS} =10V, V _{DS} =50V, I _D =27.5A	-	30	-	nC
Gate-Source Charge	Q _{gs}		-	9	-	
Gate-Drain Charge	Q _{gd}		-	4	-	
Reverse Recovery Charge	Q _{rr}	I _F =27.5A, di/dt=100A/us	-	26	-	nC
Reverse Recovery Time	t _{rr}		-	35	-	ns
Turn-on Delay Time	t _{D(on)}	V _{GS} =10V, V _{DD} =50V, I _D =27.5A R _{GEN} =3Ω	-	13	-	ns
Turn-on Rise Time	t _r		-	52	-	
Turn-off Delay Time	t _{D(off)}		-	26	-	
Turn-off fall Time	t _f		-	77	-	

- A. Repetitive rating; pulse width limited by max. junction temperature.
- B. T_J=25°C, V_{DD}=50V, V_G=10V, R_G=25Ω, L=2mH, I_{AS}=12A.
- C. P_d is based on max. junction temperature, using junction-case thermal resistance.
- D. The value of R_{θJA} is measured with the device mounted on 1 in² FR-4 board with 2oz. Copper, in the still air environment with T_A=25°C. The maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.



■Typical Electrical and Thermal Characteristics Diagrams




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance Characteristics




Figure 4. Gate Charge




Figure 5. On-Resistance vs Gate to Source Voltage




Figure 6. Normalized On-Resistance



YJG55G10A




Figure 7. $R_{DS(on)}$ VS Drain Current




Figure 8. Forward characteristics of reverse diode




Figure 9. Normalized breakdown voltage




Figure 10. Normalized Threshold voltage




Figure 11. Current dissipation




Figure 12. Power dissipation




Figure 13. Maximum Transient Thermal Impedance




Figure 14. Safe Operation Area

■ Test Circuits & Waveforms




Figure A. Unclamped Inductive Switching (UIS) Test Circuit & Waveform





Figure B. Gate Charge Test Circuit & Waveform





Figure C. Resistive Switching Test Circuit & Waveform









Figure D. Diode Recovery Test Circuit & Waveform



■ PDFN5060-8L-B-1.1MM Package information

Top View
正面视图Bottom View
背面视图Side View
侧面视图Suggested Solder Pad Layout
Top View

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
D	5.15	5.35	5.55
E	5.95	6.15	6.35
A	1.00	1.10	1.20
A1	0.254 BSC		
A2			0.10
D1	3.92	4.12	4.32
E1	3.52	3.72	3.92
D2	5.00	5.20	5.40
E2	5.66	5.86	6.06
E3	0.254 REF		
E4	0.21 REF		
L1	0.56	0.66	0.76
L2	0.50 BSC		
b	0.31	0.41	0.51
e	1.27 BSC		

Note:

1. Controlling dimension: in millimeters.
2. General tolerance: ± 0.10 mm.
3. The pad layout is for reference purposes only.